參數(shù)資料
型號: MC9328MXSVP10R2
廠商: Freescale Semiconductor
文件頁數(shù): 21/74頁
文件大?。?/td> 0K
描述: IC MCU I.MXS 100MHZ 225-MAPBGA
標準包裝: 1,000
系列: i.MXS
核心處理器: ARM9
芯體尺寸: 32-位
速度: 100MHz
連通性: EBI/EMI,I²C,SPI,SSI,UART/USART,USB
外圍設(shè)備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數(shù): 97
程序存儲器類型: ROMless
電壓 - 電源 (Vcc/Vdd): 1.7 V ~ 3.3 V
振蕩器型: 外部
工作溫度: 0°C ~ 70°C
封裝/外殼: 225-LFBGA
包裝: 帶卷 (TR)
Functional Description and Application Information
MC9328MXS Technical Data, Rev. 3
28
Freescale Semiconductor
4.4.2.4
WAIT Write Cycle DMA Enabled
Figure 9. WAIT Write Cycle DMA Enabled
7
Wait asserted to RW negated
T+2.66
2T+7.96
ns
8
Data hold timing after RW negated
2T+0.03
ns
9
Data ready after CS5 is asserted
T
ns
10
EB negated after CS5 is negated
0.5T
0.5T+0.5
ns
11
Wait becomes low after CS5 asserted
0
1019T
ns
12
Wait pulse width
1T
1020T
ns
Note:
1. T is the system clock period. (For 96 MHz system clock, T=10.42 ns)
2. CS5 assertion can be controlled by CSA bits. EB assertion can also be programmable by WEA bits in CS5L register.
3. Address becomes valid and RW asserts at the start of write access cycle.
4. The external wait input requirement is eliminated when CS5 is programmed to use internal wait state.
Table 15. WAIT Write Cycle without DMA: WSC = 111111, DTACK_SEL=1, HCLK=96MHz (Continued)
Number
Characteristic
3.0 ± 0.3 V
Unit
Minimum
Maximum
OE
WAIT
Address
EB
CS5
RW
(logic high)
DATABUS
programmable
min 0ns
programmable
min 0ns
8
5
7
11
12
4
S
1
2
3
10
6
13
9
相關(guān)PDF資料
PDF描述
MC9S12XEQ384CAG MCU 16BIT 384K FLASH 144-LQFP
VE-B4W-IW-B1 CONVERTER MOD DC/DC 5.5V 100W
MC705C8ACFNER IC MCU 8BIT 44-PLCC
MC908GZ32MFAE IC MCU 8BIT 32K FLASH 48-LQFP
VE-B7H-IX-B1 CONVERTER MOD DC/DC 52V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC932L 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC933 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS
MC933F 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC933G 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:DUAL 4 INPUT EXPANER
MC933L 制造商:Rochester Electronics LLC 功能描述:- Bulk