參數(shù)資料
型號： MC9328MXLDVP20R2
廠商： Freescale Semiconductor
文件頁數(shù)： 79/90頁
文件大?。?/td> 0K
描述： IC MCU I.MX 200MHZ 225-MAPBGA
標準包裝： 1,000
系列： i.MXL
核心處理器： ARM9
芯體尺寸： 32-位
速度： 200MHz
連通性： EBI/EMI，I²C，MMC/SD，SPI，SSI，UART/USART，USB
外圍設(shè)備： DMA，I²S，LCD，POR，PWM，WDT
輸入/輸出數(shù)： 97
程序存儲器類型： ROMless
電壓 - 電源 (Vcc/Vdd)： 1.7 V ~ 3.3 V
振蕩器型： 外部
工作溫度： -30°C ~ 70°C
封裝/外殼： 225-LFBGA
包裝： 帶卷 (TR)
Functional Description and Application Information
MC9328MXL Technical Data, Rev. 8
80
Freescale Semiconductor
4.14
CMOS Sensor Interface
The CMOS Sensor Interface (CSI) module consists of a control register to configure the interface timing,
a control register for statistic data generation, a status register, interface logic, a 32
× 32 image data receive
FIFO, and a 16
× 32 statistic data FIFO.
4.14.1
Gated Clock Mode
Figure 63 shows the timing diagram when the CMOS sensor output data is configured for negative edge
and the CSI is programmed to received data on the positive edge. Figure 64 shows the timing diagram
when the CMOS sensor output data is configured for positive edge and the CSI is programmed to received
data in negative edge. The parameters for the timing diagrams are listed in Table 35.
28
STCK high to STXD high impedance
17.90
29.75
15.7
26.1
ns
29
SRXD setup time before SRCK low
1.14
–
1.0
–
ns
30
SRXD hold time after SRCK low
0
–
0
–
ns
Synchronous Internal Clock Operation (Port B Alternate Function2)
31
SRXD setup before STCK falling
18.81
–
16.5
–
ns
32
SRXD hold after STCK falling
0
–
0
–
ns
Synchronous External Clock Operation (Port B Alternate Function2)
33
SRXD setup before STCK falling
1.14
–
1.0
–
ns
34
SRXD hold after STCK falling
0
–
0
–
ns
1 All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync
(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting
the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
2 There are 2 set of I/O signals for the SSI module. They are from Port C primary function (pad 257 to pad 261) and Port B
alternate function (pad 283 to pad 288). When SSI signals are configured as outputs, they can be viewed both at Port C primary
function and Port B alternate function. When SSI signals are configured as inputs, the SSI module selects the input based on
FMCR register bits in the Clock controller module (CRM). By default, the input are selected from Port C primary function.
3
bl = bit length; wl = word length.
Table 34. SSI (Port B Alternate Function) Timing Parameter Table (Continued)
Ref
No.
Parameter
1.8 ± 0.1 V
3.0 ± 0.3 V
Unit
Minimum
Maximum
Minimum
Maximum
相關(guān)PDF資料
PDF描述
VI-B2L-IY-F1 CONVERTER MOD DC/DC 28V 50W
VI-B2K-IY-F4 CONVERTER MOD DC/DC 40V 50W
VI-B2J-IY-F2 CONVERTER MOD DC/DC 36V 50W
VI-B2H-IY-F2 CONVERTER MOD DC/DC 52V 50W
MC68HC16Z1CAG16 IC MCU 16BIT 16MHZ 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MXLP/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLRM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLVF20 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA 225 - Bulk 制造商:Motorola Inc 功能描述:
MC9328MXLVF20R2 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA 225 - Bulk
MC9328MXLVH15 制造商:FREESCALE-SEMI 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*