參數(shù)資料
型號: MC9328MXLDVP20R2
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 200 MHz, RISC PROCESSOR, PBGA225
封裝: 13 X 13 MM, 0.80 MM PITCH, ROHS COMPLIANT, PLASTIC, MAPBGA-225
文件頁數(shù): 50/90頁
文件大小: 1242K
代理商: MC9328MXLDVP20R2
Functional Description and Application Information
MC9328MXL Technical Data, Rev. 8
54
Freescale Semiconductor
4.4.4
Non-TFT Panel Timing
Figure 33. Non-TFT Panel Timing
4.5
SPI Timing Diagrams
To use the internal transmit (TX) and receive (RX) data FIFOs when the SPI 1 module is configured as a
master, two control signals are used for data transfer rate control: the SS signal (output) and the SPI_RDY
signal (input). The SPI1 Sample Period Control Register (PERIODREG1) and the SPI2 Sample Period
Control Register (PERIODREG2) can also be programmed to a fixed data transfer rate for either SPI 1 or
SPI 2. When the SPI 1 module is configured as a slave, the user can configure the SPI1 Control Register
(CONTROLREG1) to match the external SPI master’s timing. In this configuration, SS becomes an input
signal, and is used to latch data into or load data out to the internal data shift registers, as well as to
increment the data FIFO. Figure 34 through Figure 38 show the timing relationship of the master SPI using
different triggering mechanisms.
Table 17. Non TFT Panel Timing Diagram
Symbol
Parameter
Allowed Register
Minimum Value1, 2
1 Maximum frequency of LCDC_CLK is 48 MHz, which is controlled by Peripheral Clock Divider Register.
2 Maximum frequency of SCLK is HCLK / 5, otherwise LD output will be wrong.
Actual Value
Unit
T1
HSYN to VSYN delay3
3 VSYN, HSYN and SCLK can be programmed as active high or active low. In the above timing diagram, all
these 3 signals are active high.
0HWAIT2+2
Tpix4
4 Tpix is the pixel clock period which equals LCDC_CLK period * (PCD + 1).
T2
HSYN pulse width
0
HWIDTH+1
Tpix
T3
VSYN to SCLK
0
≤ T3 ≤ Ts5
5 Ts is the shift clock period. Ts = Tpix * (panel data bus width).
T4
SCLK to HSYN
0
HWAIT1+1
Tpix
T1
T2
T4
T3
XMAX
VSYN
SCLK
HSYN
LD[15:0]
T2
T1
Ts
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
i.MXL
Product
Family
相關(guān)PDF資料
PDF描述
MC9328MXLDVM20R2 32-BIT, 200 MHz, RISC PROCESSOR, PBGA256
MC9328MXLDVM15 150 MHz, RISC PROCESSOR, PBGA256
MC9328MXLVH15 32-BIT, 150 MHz, RISC PROCESSOR, PBGA256
MC9328MXLDVP15 150 MHz, RISC PROCESSOR, PBGA225
MC9328MXLDVF15 150 MHz, RISC PROCESSOR, PBGA225
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MXLP/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLRM/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLVF20 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA 225 - Bulk 制造商:Motorola Inc 功能描述:
MC9328MXLVF20R2 制造商:Rochester Electronics LLC 功能描述:DRAGONBALL CORSICA 225 - Bulk
MC9328MXLVH15 制造商:FREESCALE-SEMI 功能描述: