- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45284 > MC9328MX1VM20R2 (MOTOROLA INC) 200 MHz, RISC PROCESSOR, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | MC9328MX1VM20R2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 200 MHz, RISC PROCESSOR, PBGA256 |
| 封裝： | 14 X 14 MM, 1.30 MM HEIGHT, 0.80 MM PITCH, MAPBGA-256 |
| 文件頁數(shù)： | 58/94頁 |
| 文件大小： | 1487K |
| 代理商： | MC9328MX1VM20R2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁
Specifications
MOTOROLA
MC9328MX1 Advance Information
61
3.14 Multimedia Card/Secure Digital Host Controller
The DMA interface block controls all data routing between the external data bus (DMA access), internal
MMC/SD module data bus, and internal system FIFO access through a dedicated state machine that
monitors the status of FIFO content (empty or full), FIFO address, and byte/block counters for the MMC/
SD module (inner system) and the application (user programming).
Figure 47. Chip-Select Read Cycle Timing Diagram
T10
VSYN to OE active (Sharp = 0),
when VWAIT2 = 0
11
Ts
T10
VSYN to OE active (Sharp = 1),
when VWAIT2 = 0
22
Ts
Note:
Ts is the SCLK period which equals LCDC_CLK / (PCD + 1). Normally LCDC_CLK = 15ns.
VSYN, HSYN and OE can be programmed as active high or active low. In Figure 46, all 3 signals are active low.
The polarity of SCLK and LD[15:0] can also be programmed.
SCLK can be programmed to be deactivated during the VSYN pulse or the OE deasserted period. In Figure 46, SCLK is
always active.
For T9 non-display region, VSYN is non-active. It is used as an reference.
XMAX is defined in pixels.
Table 29. SDHC Bus Timing Parameter Table
Ref
No.
Parameter
1.8V +/- 0.10V
3.0V +/- 0.30V
Unit
Min
Max
Min
Max
1
CLK frequency at Data transfer Mode (PP)1
—10/30
cards
0
25/5
0
25/5
MHz
2
CLK frequency at Identification Mode2
0
400
0
400
KHz
3a
Clock high time1
—10/30 cards
6/33
–
10/50
–
ns
Table 28. 4/8/16 Bit/Pixel TFT Color Mode Panel Timing Table (Continued)
Symbol
Description
Minimum
Corresponding Register Value
Unit
Bus Clock
5b
6b
6a
7
5a
4a
3a
CMD_DAT Input
CMD_DAT Output
4b
3b
Valid Data
1
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9328MX1DVM20R2 | 200 MHz, RISC PROCESSOR, PBGA256 |
| MC9328MX21DVMR2 | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA289 |
| MC9328MX21DVM | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA289 |
| MC9328MX21DVKR2 | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA289 |
| MC9328MX21VK | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA289 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC9328MX21 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX family of microprocessors |
| MC9328MX21_06 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX family of microprocessors |
| MC9328MX21_09 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX family of microprocessors |
| MC9328MX21_10 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:266 MHz i.MX family of microprocessors |
| MC9328MX21CJM | 功能描述:處理器 - 專門應(yīng)用 DB I.MX21 17X17 PB-FR RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。