- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4035 > MC8640DHX1250HE (Freescale Semiconductor)IC DUAL CORE PROCESSOR 1023-CBGA PDF資料下載
參數(shù)資料
| 型號： | MC8640DHX1250HE |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 99/130頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DUAL CORE PROCESSOR 1023-CBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MPC86xx |
| 處理器類型： | 32-位 MPC86xx PowerPC |
| 速度： | 1.25GHz |
| 電壓： | 1.05V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 1023-BCBGA，F(xiàn)CCBGA |
| 供應(yīng)商設(shè)備封裝： | 1023-FCCBGA（33x33） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁當(dāng)前第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 3
70
Freescale Semiconductor
PCI Express
Maximum time to
transition to a
valid electrical
idle after sending
an electrical idle
ordered set
TTX-IDLE-SET-TO-IDLE
—
20
UI
After sending an electrical idle ordered set, the
transmitter must meet all electrical idle specifications
within this time. This is considered a debounce time for
the transmitter to meet electrical idle after transitioning
from L0.
Maximum time to
transition to valid
Tx specifications
after leaving an
electrical idle
condition
TTX-IDLE-TO-DIFF-DATA
—
20
UI
Maximum time to meet all Tx specifications when
transitioning from electrical idle to sending differential
data. This is considered a debounce time for the Tx to
meet all Tx specifications after leaving electrical idle
Differential
Return Loss
RLTX-DIFF
12
—
dB
Measured over 50 MHz to 1.25 GHz. See Note 4
Common Mode
Return Loss
RLTX-CM
6
—
dB
Measured over 50 MHz to 1.25 GHz. See Note 4
DC Differential
TX Impedance
ZTX-DIFF-DC
80
100
120
Ω
TX DC differential mode low impedance
Transmitter DC
Impedance
ZTX-DC
40
—
Ω
Required TX D+ as well as D– DC impedance during
all states
Lane-to-Lane
Output Skew
LTX-SKEW
—
500 +
2 UI
ps
Static skew between any two transmitter lanes within a
single link
AC Coupling
Capacitor
CTX
75
—
200
nF
All transmitters shall be AC coupled. The AC coupling
is required either within the media or within the
transmitting component itself. See Note 8.
Crosslink
Random
Timeout
Tcrosslink
0
—
1
ms
This random timeout helps resolve conflicts in crosslink
configuration by eventually resulting in only one
downstream and one upstream port. See Note 7.
Notes:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 52 and measured over
any 250 consecutive Tx UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 50)
3. A TTX-EYE = 0.70 UI provides for a total sum of deterministic and random jitter budget of TTX-JITTER-MAX = 0.30 UI for the
transmitter collected over any 250 consecutive Tx UIs. The TTX-EYE-MEDIAN-to-MAX-JITTER median is less than half of the total
TX jitter budget collected over any 250 consecutive Tx UIs. It should be noted that the median is not the same as the mean.
The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed
to the averaged time value.
4. The transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode
return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement
applies to all valid input levels. The reference impedance for return loss measurements is 50
Ω to ground for both the D+ and
D– line (that is, as measured by a Vector Network Analyzer with 50
Ω probes—see Figure 52). Note that the series capacitors
CTX is optional for the return loss measurement.
5. Measured between 20–80% at transmitter package pins into a test load as shown in Figure 52 for both VTX-D+ and VTX-D–.
6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a
7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a
8. MPC8640D SerDes transmitter does not have CTX built-in. An external AC coupling capacitor is required.
Table 49. Differential Transmitter Output Specifications (continued)
Parameter
Symbol
Min
Nom
Max
Units
Notes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7007S20PF8 | IC SRAM 256KBIT 20NS 80TQFP |
| XC4028XL-09HQ208C | IC FPGA C-TEMP 3.3V 208-HQFP |
| XC4028XL-09BG352C | IC FPGA C-TEMP 3.3V 352-MBGA |
| MPC8572ECVTAVNE | MPU POWERQUICC III 1023FCPBGA |
| MC68EN360RC25L | IC MPU QUICC 32BIT 25MHZ 241-PGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC8640DHX1250N | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8640xTxxyyyyaC Series |
| MC8640DTHX1000H | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications |
| MC8640DTHX1000HC | 功能描述:微處理器 - MPU G8 REV2.1 1.05V -40/105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC8640DTHX1000HE | 功能描述:微處理器 - MPU G8 REV 3.0 1.05V -40/105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC8640DTHX1000N | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Host Processor Hardware Specifications Addendum for the MC8640xTxxyyyyaC Series |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。