- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45215 > MC68LC302PU20VCT (MOTOROLA INC) 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | MC68LC302PU20VCT |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, 1.40 MM HEIGHT, 0.50 MM PITCH, PLASITC, LQFP-100 |
| 文件頁數(shù)： | 84/128頁 |
| 文件大?。?/td> | 641K |
| 代理商： | MC68LC302PU20VCT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁當(dāng)前第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
ETHERNET Controller
4-20
MC68EN302 REFERENCE MANUAL
MOTOROLA
The transmit FIFO control logic provides a signal indicating data is available to the Ethernet
transmit protocol machine. If underflow occurs, the Ethernet transmit protocol machine will
handle aborting the frame (append a bad CRC) and flushing the remainder of the frame from
the FIFO.
If a collision occurs within the slot time in a transmit frame, the FIFO supports retry by
maintaining a separate start of frame pointer (read lag pointer). New data is never written on
top of start of frame data until the slot time has passed. Two control signals pass between
the Ethernet transmit logic and the transmit FIFO to indicate when the slot time (collision
window) has been passed (Transmit Accept) or when a collision retry must take place
(Transmit Retry).
4.4.2 RECEIVE FIFO
The receive FIFO control logic provides “data available” and “receive FIFO empty” flow
control signals to the receive DMA controller. The “data available” signal is asserted as a
function of the number of bytes available in the FIFO and the WMRK bits from the EDMA
register. If overflow occurs, the STATUS word will have the OU bit set which will be written
into the receive BD. The frame should be discarded by software.
Data is written into the receive FIFO by the Ethernet receive logic in the case of status
information, and by the address recognition logic if the Reason and ARIndex fields are
enabled.
The receive FIFO control logic maintains a “start of frame” pointer that allows purging
collision fragments from the FIFO so that they need not be DMA’d. This purging of fragments
(runt frames less than 64 bytes long) is automatic and cannot be disabled.
4.5 ETHERNET PROTOCOL LOGIC
This block implements the MAC (media access control) sublayer of the IEEE 802.3
standard, supporting operation up to 10 Mbps compliant with both Ethernet and 802.3
standards. This logic is subdivided into transmit, receive and loopback/serial interface
sections.
4.5.1 ETHERNET TRANSMIT
The Ethernet transmiter block performs the following functions:
Parallel to serial conversion of data
Encapsulation of transmit frames
— Generation of preamble (PA) and start of frame delimiter (SFD)
— Transmits serial data from the transmit FIFO interface
— Pads short frames (with 0’s)
— Appends CRC, if required
— Appends bad CRC if required
— Appends JAM pattern (all 1’s)
Transmit Protocol
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68EN302CPV20BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MC68302FC20CR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68302FC16CR2 | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132 |
| MC68LC302PU20CT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MC68EN302PV25BT | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68LC302PU25CT | 功能描述:微處理器 - MPU 25MHz 2.5MIPS RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68LK332ACAG16 | 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MC68LK332ACAG16 | 制造商:Freescale Semiconductor 功能描述:Microcontroller |
| MC68LK332ACEH16 | 功能描述:32位微控制器 - MCU 32BIT MCU 2KRAM TPU QSM RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT |
| MC68LK332ACPV16 | 功能描述:IC MCU 32BIT LV AMASK 144-LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:M683xx 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。