參數(shù)資料
型號(hào): MC68HC916X1
廠商: Motorola, Inc.
英文描述: 16-Bit Modular Microcontroller(16位模塊化微控制器)
中文描述: 16位微控制器模塊(16位模塊化微控制器)
文件頁(yè)數(shù): 138/172頁(yè)
文件大?。?/td> 1035K
代理商: MC68HC916X1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)當(dāng)前第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
MOTOROLA
138
MC68HC916X1
MC68HC916X1TS/D
If the state of the STOP shadow bit is one, or data bus pin DATA15 is pulled low during reset, the
STOP bit in BFEMCR is set during reset and the BEFLASH array is disabled. The module does not
respond to array or bootstrap vector accesses until the STOP bit is cleared. This allows an external
device to respond to accesses to the BEFLASH array address space or to bootstrap accesses. The
erased state of the shadow bits is one. An erased module comes out of reset in STOP mode.
10.5.2 Bootstrap Operation
After reset, the CPU16 begins bootstrap operation by fetching initial values for its internal registers
from IMB addresses $000000 through $000006 in program space. These are the addresses of the
bootstrap vectors in the exception vector table. If BOOT = 0 and STOP = 0 in BFEMCR during reset,
the BEFLASH module is configured to respond to bootstrap vector accesses. Vector assignments
are shown in
Table 72
.
As soon as address $000006 has been read, BEFLASH operation returns to normal, and the mod-
ule no longer responds to bootstrap vector accesses.
10.5.3 Normal Operation
The BEFLASH module allows a byte or aligned-word read in one bus cycle. Long-word reads re-
quire two bus cycles.
The module checks function codes to verify address space access type. Array accesses are de-
fined by the state of ASPC[1:0] in BFEMCR.
10.5.4 Program/Erase Operation
An unprogrammed flash bit has a logic state of one. A bit must be programmed to change its state
from one to zero. Erasing a bit returns it to a logic state of one. Programming or erasing the BE-
FLASH array requires a series of control register writes and a write to an array address. The same
procedure is used to program control registers that contain flash bits. Programming is restricted to
a single byte or aligned word at a time. Erasure of BEFLASH array blocks and control shadow bits
are dependent on the setting of ADDR[3:1] of the address written to during an erase operation. Re-
fer to
Table 71
for the address bit patterns corresponding to specific BEFLASH blocks.
NOTE
In order to program the array, programming voltage must be applied to the V
FPE2K
pin. V
FPE2K
(V
DD
0.3 V) must be applied at all times or damage to the BEFLASH
module can occur.
Refer to
11 Electrical Characteristics
for information on programming and erasing specifications
for the BEFLASH module.
10.5.4.1 Programming Sequence
Use the following procedure to program the BEFLASH. Refer to
Figures
45
and
46
in
11 Electrical
Characteristics
for V
FPE
to V
DD
relationships during programming.
Table 72 Bootstrap Vector Assignments
EEPROM Bootstrap Word
BFEBS0
BFEBS1
BFEBS2
BFEBS3
IMB Vector Address
$000000
$000002
$000004
$000006
MCU Reset Vector Content
Initial ZK, SK, and PK
Initial PC
Initial SP
Initial IZ
相關(guān)PDF資料
PDF描述
MC68HC9D60 Advance Information - Rev 4.0
MC68HC12D60 Advance Information - Rev 4.0
MC68HCL05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HSC05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HCP11 8-Bit Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC98LJ12CFU 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:
MC68HC98LJ12CFUE 功能描述:8位微控制器 -MCU 8 BIT MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HC9S08RC60 L33R DIE 制造商:Motorola Inc 功能描述:
MC68HCP11A1CFN3 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HCP11A1FN 制造商:MOTORALA 功能描述: