- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371053 > MC68HC916X1 (Motorola, Inc.) 16-Bit Modular Microcontroller(16位模塊化微控制器) PDF資料下載
參數(shù)資料
| 型號： | MC68HC916X1 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 16-Bit Modular Microcontroller(16位模塊化微控制器) |
| 中文描述： | 16位微控制器模塊（16位模塊化微控制器） |
| 文件頁數(shù)： | 129/172頁 |
| 文件大?。?/td> | 1035K |
| 代理商： | MC68HC916X1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁當前第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
MC68HC916X1
MC68HC916X1TS/D
MOTOROLA
129
9.6.2 Bootstrap Operation
After reset, the CPU begins bootstrap operation by fetching initial values for its internal registers
from special bootstrap word addresses $000000 through $000006. If BOOT = 0 and STOP = 0 in
FEExMCR, the flash EEPROM module is configured to recognize these addresses after a reset and
provide this information from the FEExBS[3:0] bootstrap registers in the flash EEPROM control
block. The information in these registers is programmed by the user.
9.6.3 Normal Operation
The flash EEPROM module allows a byte or aligned-word read in one bus cycle. Long-word reads
require two bus cycles.
The module checks function codes to verify access privileges. All control block addresses must be
in supervisor data space. Array accesses are defined by the state of ASPC[1:0] in FEExMCR. Ac-
cess time is governed by the WAIT[1:0] field in FEExMCR.
Accesses to any address in the address block defined by FEExBAH and FEExBAL which does not
fall within the array are ignored, allowing external devices to adjoin flash EEPROM arrays which do
not entirely fill the entire address space specified by FEExBAH and FEExBAL.
9.6.4 Program/Erase Operation
An erased flash bit has a logic state of one. A bit must be programmed to change its state from one
to zero. Erasing a bit returns it to a logic state of one. Programming and erasing the flash module
requires a series of control register writes and a write to an array address. The same procedure is
used to program control registers that contain flash shadow bits. Programming is restricted to a sin-
gle byte or aligned word at a time. The entire array and the shadow register bits are erased at the
same time.
When multiple flash modules share a single V
FPE
pin, do not program or erase more than one flash
module at a time. Normal accesses to modules that are not being programmed are not affected by
programming or erasure of another flash module.
The following paragraphs give step-by-step procedures for programming and erasure of flash EE-
PROM arrays. Refer to
11 Electrical Characteristics
for information on programming and erasing
specifications for the flash EEPROM module.
9.6.4.1 Programming
The following steps are used to program a flash EEPROM array.
Figure 22
is a flowchart of the
programming operation. Refer to
Figures
45
and
46
in
11 Electrical Characteristics
for V
FPE
to
V
DD
relationships during programming.
1.
2.
Increase voltage applied to the V
FPE
pin to program/erase/verify level.
Clear the ERAS bit and set the LAT bit in FEExCTL. This enables the programming address
and data latches.
Write data to the address to be programmed. This latches the address to be programmed
and the programming data.
Set the ENPE bit in FEExCTL. This starts the program pulse.
Delay the proper amount of time for one programming pulse to take place. Delay is speci-
fied by parameter pw
pp
.
Clear the ENPE bit in FEExCTL. This stops the program pulse.
Delay while high voltage to array is turned off. Delay is specified by parameter t
pr
.
Read the address to verify that it has been programmed.
If the location is not programmed, repeat steps 4 through 7 until the location is pro-
grammed, or until the specified maximum number of program pulses has been reached.
Maximum number of pulses is specified by parameter n
pp
.
3.
4.
5.
6.
7.
8.
9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC9D60 | Advance Information - Rev 4.0 |
| MC68HC12D60 | Advance Information - Rev 4.0 |
| MC68HCL05C8A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| MC68HSC05C8A | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| MC68HCP11 | 8-Bit Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC98LJ12CFU | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| MC68HC98LJ12CFUE | 功能描述:8位微控制器 -MCU 8 BIT MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| MC68HC9S08RC60 L33R DIE | 制造商:Motorola Inc 功能描述: |
| MC68HCP11A1CFN3 | 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| MC68HCP11A1FN | 制造商:MOTORALA 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。