參數(shù)資料
型號(hào): MC68HC912BL16CFU8
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
封裝: QFP-64
文件頁(yè)數(shù): 82/128頁(yè)
文件大?。?/td> 3326K
代理商: MC68HC912BL16CFU8
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
MC68HC912BL16TS/D
57
9.5.3 Interrupts
PSEL is initialized in the HPRIO register with the value $F2, causing the external IRQ pin to have the
highest I-bit interrupt priority. The IRQ pin is configured for level-sensitive operation (for wired-OR sys-
tems). However, the interrupt mask bits in the CPU12 CCR are set to mask X and I related interrupt
requests.
9.5.4 Parallel I/O
If the MCU comes out of reset in an expanded mode, port A and port B are used for the multiplexed
address/data bus and port E pins are normally used to control the external bus (operation of port E pins
can be affected by the PEAR register). If the MCU comes out of reset in a single-chip mode, all ports
are configured as general-purpose high-impedance inputs. Port S, port T, port P, and port AD are all
configured as general-purpose inputs.
9.5.5 Central Processing Unit
After reset, the CPU fetches a vector from the appropriate address, then begins executing instructions.
The stack pointer and other CPU registers are indeterminate immediately after reset. The CCR X and
I interrupt mask bits are set to mask any interrupt requests. The S bit is also set to inhibit the STOP
instruction.
9.5.6 Memory
After reset, the internal register block is located at $0000–$01FF, the register-following space is at
$0200–$03FF, and RAM is at $0800–$09FF. EEPROM is located at $0E00–$0FFF. Flash EEPROM is
located at $C000–$FFFF in single-chip modes and at $4000–$7FFF (but disabled) in expanded modes.
9.5.7 Other Resources
The timer, serial communications interface (SCI), serial peripheral interface (SPI), pulse-width modula-
tor (PWM), and analog-to-digital converter (ATD) are off after reset.
9.6 Register Stacking
Once enabled, an interrupt request can be recognized at any time after the I bit in the CCR is cleared.
When an interrupt service request is recognized, the CPU responds at the completion of the instruction
being executed. Interrupt latency varies according to the number of cycles required to complete the in-
struction. Some of the longer instructions can be interrupted and will resume normally after servicing
the interrupt.
When the CPU begins to service an interrupt, the instruction queue is cleared, the return address is cal-
culated, and then it and the contents of the CPU registers are stacked as shown in Table 18.
After the CCR is stacked, the I bit (and the X bit, if an XIRQ interrupt service request is pending) is set
to prevent other interrupts from disrupting the interrupt service routine. The interrupt vector for the high-
est priority source that was pending at the beginning of the interrupt sequence is fetched, and execution
continues at the referenced location. At the end of the interrupt service routine, an RTI instruction re-
stores the content of all registers from information on the stack, and normal program execution re-
sumes. If another interrupt is pending at the end of an interrupt service routine, the register unstacking
and restacking is bypassed and the vector of the pending interrupt is fetched.
Table 18 Stacking Order on Entry to Interrupts
Memory Location
CPU Registers
SP – 2
RTNH : RTNL
SP – 4
YH : YL
SP – 6
XH : XL
SP – 8
B : A
SP – 9
CCR
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC916X1CTH16 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
MC916X1CTH16B1 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
SPMC916X1CTH16 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120
MC68HCL05J1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC05J1AVDWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC916P1CAA16 功能描述:16位微控制器 - MCU 16B MCU 32K FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲(chǔ)器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT
MC68HC916P1CFU16 制造商:Rochester Electronics LLC 功能描述:16BIT W/32KB FLASH EEPRO - Bulk
MC68HC916P1VAA16 功能描述:IC MCU 32K FLASH 16MHZ 80-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC16 標(biāo)準(zhǔn)包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C,SPI,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB(16K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT
MC68HC916P3CFU16 制造商:Rochester Electronics LLC 功能描述:16BIT MCU FOR GENERAL - Bulk
MC68HC98LJ12CFU 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: