- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69029 > MC68HC912BL16CFU8 (FREESCALE SEMICONDUCTOR INC) 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | MC68HC912BL16CFU8 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | QFP-64 |
| 文件頁數(shù)： | 64/128頁 |
| 文件大?。?/td> | 3326K |
| 代理商： | MC68HC912BL16CFU8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當(dāng)前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68HC912BL16
40
MC68HC912BL16TS/D
ENPE — Enable Programming/Erase
0 = Disables program/erase voltage to Flash EEPROM
1 = Applies program/erase voltage to Flash EEPROM
ENPE can be asserted only after LAT has been asserted and a write to the data and address latches
has occurred. If an attempt is made to assert ENPE when LAT is negated, or if the latches have not
been written to after LAT was asserted, ENPE will remain negated after the write cycle is complete.
The LAT, ERAS and BOOTP bits cannot be changed when ENPE is asserted. A write to FEECTL may
only affect the state of ENPE. Attempts to read a Flash EEPROM array location in the Flash EEPROM
module while ENPE is asserted will not return the data addressed. See Table 14 for more information.
Flash EEPROM module control registers may be read or written while ENPE is asserted. If ENPE is
asserted and LAT is negated on the same write access, no programming or erasure will be performed.
7.5 Operation
The Flash EEPROM can contain program and data. On reset, it can operate as a bootstrap memory to
provide the CPU with internal initialization information during the reset sequence.
7.5.1 Bootstrap Operation Single-Chip Mode
After reset, the CPU controlling the system will begin booting up by fetching the first program address
from address $FFFE.
7.5.2 Normal Operation
The Flash EEPROM allows a byte or aligned word read/write in one bus cycle. Misaligned word read/
write require an additional bus cycle. The Flash EEPROM array responds to read operations only. Write
operations are ignored.
7.5.3 Program/Erase Operation
An unprogrammed Flash EEPROM bit has a logic state of one. A bit must be programmed to change
its state from one to zero. Erasing a bit returns it to a logic one. The Flash EEPROM has a minimum
program/erase life of 100 cycles. Programming or erasing the Flash EEPROM is accomplished by a se-
ries of control register writes and a write to a set of programming latches.
Programming is restricted to a single byte or aligned word at a time as determined by internal signal
SZ8 and ADDR[0]. The Flash EEPROM must first be completely erased prior to programming final data
values. It is possible to program a location in the Flash EEPROM without erasing the entire array if the
new value does not require the changing of bit values from zero to one.
Read/Write Accesses During Program/Erase — During program or erase operations, read and write
accesses may be different from those during normal operation and are affected by the state of the con-
trol bits in the Flash EEPROM control register (FEECTL). The next write to any valid address to the ar-
ray after LAT is set will cause the address and data to be latched into the programming latches. Once
the address and data are latched, write accesses to the array will be ignored while LAT is set. Writes to
the control registers will occur normally.
Program/Erase Verification — When programming or erasing the Flash EEPROM array, a special
verification method is required to ensure that the program/erase process is reliable, and also to provide
Table 14 Effects of ENPE, LAT and ERAS on Array Reads
ENPE
LAT
ERAS
Result of Read
0
–
Normal read of location addressed
0
1
0
Read of location being programmed
0
1
Normal read of location addressed
1
–
Read cycle is ignored
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC916X1CTH16 | 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120 |
| MC916X1CTH16B1 | 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120 |
| SPMC916X1CTH16 | 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120 |
| MC68HCL05J1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J1AVDWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC916P1CAA16 | 功能描述:16位微控制器 - MCU 16B MCU 32K FLASH RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時(shí)鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MC68HC916P1CFU16 | 制造商:Rochester Electronics LLC 功能描述:16BIT W/32KB FLASH EEPRO - Bulk |
| MC68HC916P1VAA16 | 功能描述:IC MCU 32K FLASH 16MHZ 80-QFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC16 標(biāo)準(zhǔn)包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，SPI，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB（16K x 16） 程序存儲器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT |
| MC68HC916P3CFU16 | 制造商:Rochester Electronics LLC 功能描述:16BIT MCU FOR GENERAL - Bulk |
| MC68HC98LJ12CFU | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。