- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MC68HC705V8FN (FREESCALE SEMICONDUCTOR INC) 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 PDF資料下載
參數(shù)資料
| 型號： | MC68HC705V8FN |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 17/172頁 |
| 文件大?。?/td> | 890K |
| 代理商： | MC68HC705V8FN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁
MOTOROLA
SECTION 15: MESSAGE DATA LINK CONTROLLER
Page 102
MC68HC705V8 Specification Rev. 2.1
15.2.2
MDLC CONTROL REGISTER (MCR) $0E
This register is used to configure and control the MDLC.
All bits may be read in all modes of MCU operation.
Bits 0, 4 and 5 may be written to only once after reset after which they become read only
bits.
Bit 1 may always be written.
Bits 6 and 7 may only be set by the CPU, clears are ignored. These bits are cleared
automatically by the MDLC when the appropriate action is completed.
15.2.2.1
RXBM - Receive Block Mode
This bit is set to indicate to the MDLC that the next incoming message will be a block
message. (See 15.7.4 RECEIVING A MESSAGE IN BLOCK MODE).
If this bit is set and the Rx Buffer being loaded with data bytes received from the multiplex
bus is filled or the last byte of the current block message has been received, a CPU interrupt
request is generated (if the IE bit is set) and the Rx Message Successful (RXMS) bit will be
set, just as in normal message reception. Additional incoming bytes will be placed into the
next available Rx Buffer.
The RC3-0 bits of the MRSR register only reflect the byte count of the Rx Buffer available
to the CPU and not a cumulative value of the number of bytes in the block message.
Once set, this bit can only be cleared automatically by the MDLC. It will be cleared following
the successful reception of a message or immediately upon the receiver detecting an error
(CRC, invalid bit etc.), reverting the MDLC to its usual mode of operation in which normal
message lengths are expected. This bit will also be cleared if both Rx Buffers fill, they are
not serviced and further data bytes are received (Block mode ’overflow’ occurs).
The receiver will compute a cumulative CRC throughout the reception of a block message,
and will not treat the CRC calculation as complete until an End of Data (EOD) symbol is
received. At this time the MDLC will automatically clear the RXBM bit indicating to the
programmer that the block message has ended.
15.2.2.2
TXAB - Transmit Abort
This bit is set by the programmer to abort an in-progress transmission. The subsequent
actions depend upon what the transmitter is doing at the point in time when the CPU
interface recognizes this command.
Figure 15-3:
MDLC Control Register (MCR)
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
IE
WCM
R0
R1
RESET
00100000
TXAB
RXBM
-
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705V8CFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC68 |
| MC68HC705X4CDW | 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05X4CDW | 8-BIT, MROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705X4DW | 8-BIT, OTPROM, 2.2 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC708KL8FB | 8-BIT, OTPROM, 1.5 MHz, MICROCONTROLLER, PQFP52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC706P6ACDW | 制造商:Motorola Inc 功能描述: |
| MC68HC708MP16CFU | 制造商:MAJOR 功能描述: |
| MC68HC711D3CFBE2 | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC711D3CFN2 | 功能描述:IC MCU 2MHZ 4K OTP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC11 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
| MC68HC711D3CFNE2 | 功能描述:8位微控制器 -MCU 8B OTP 192RAM 2 MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。