- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371048 > MC68HC11A8VCFU2 (MOTOROLA INC) HCMOS Single-Chip Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC11A8VCFU2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | HCMOS Single-Chip Microcontroller |
| 中文描述： | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | QFP-64 |
| 文件頁(yè)數(shù)： | 84/158頁(yè) |
| 文件大小： | 776K |
| 代理商： | MC68HC11A8VCFU2 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)
MOTOROLA
9-4
RESETS, INTERRUPTS, AND LOW POWER MODES
MC68HC11A8
TECHNICAL DATA
9
9.1.2.5 Real-Time Interrupt
The real time interrupt flag is cleared and automatic hardware interrupts are masked.
The rate control bits are cleared after reset and may be initialized by software before
the real time interrupt system is used.
9.1.2.6 Pulse Accumulator
The pulse accumulator system is disabled at reset so that the PAI input pin defaults to
being a general purpose input pin.
9.1.2.7 COP
The COP watchdog system is enabled if the NOCOP control bit in the system config-
uration control register (EEPROM cell) is clear, and disabled if NOCOP is set. The
COP rate is set for the shortest duration timeout.
9.1.2.8 SCI Serial l/O
The reset condition of the SCI system is independent of the operating mode. At reset,
the SCI baud rate is indeterminate and must be established by a software write to the
BAUD register. All transmit and receive interrupts are masked and both the transmitter
and receiver are disabled so the port pins default to being general purpose l/O lines.
The SCI frame format is initialized to an 8-bit character size. The send break and re-
ceiver wake up functions are disabled. The TDRE and TC status bits in the SCI status
register are both set, indicating that there is no transmit data in either the transmit data
register or the transmit serial shift register. The RDRF, IDLE, OR, NF, and FE receive-
related status bits are all cleared.
Note that upon reset in special bootstrap mode execution begins in the 192 byte boot
ROM. This firmware sets port D to wire-OR mode, establishes a baud rate, and en-
ables the SCI receiver and transmitter.
9.1.2.9 SPI Serial l/O
The SPI system is disabled by reset. The port pins associated with this function default
to being general purpose l/O lines.
9.1.2.10 A/D Converter
The A/D converter system configuration is indeterminate after reset. The conversion
complete flag is cleared by reset. The ADPU bit is cleared by reset thus disabling the
A/D system.
9.1.2.11 System
The EEPROM programming controls are all disabled so the memory system is config-
ured for normal read operation. The highest priority I interrupt defaults to being the ex-
ternal IRQ pin by PSEL[3:0] equal to 0:1:0:1. The IRQ interrupt pin is configured for
level sensitive operation (for wire-OR systems). The RBOOT, SMOD, and MDA bits in
the HPRIO register reflect the status of the MODB and MODA inputs at the rising edge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC11A1VFU2 | HCMOS Single-Chip Microcontroller |
| MC68HC11E0CB2 | Microcontrollers |
| MC68S711E9CFN2 | Microcontrollers |
| MC68HC711E20FS3 | Microcontrollers |
| MC68L11E20FU2 | Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC11AOFNR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC68HC11AX | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Microcontrollers |
| MC68HC11C0 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11C0CFN2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcontroller |
| MC68HC11C0CFN3 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。