Appendix A: Related Devices
MC68HC08AZ0
MC68HC08AZ32
MOTOROLA
Appendix A: Related Devices
425
D[7:0], and Control Bits WEB, REB, CS1 and CS0. In addition WSCLK
is provided for cycle-by-cycle external WAIT state selection.
Internal Address -
IAB[15:0]
The internal address bits are an input to the EBI module.
Internal data -
IDB[7:0]
The internal data bits are bidirectional signals to the EBI module. They
are used to transfer data in and out of the EBI via the IBUS. The direction
of the data flow is controlled by the IRW signal. When IRW is high (read
mode), the data bus is an output of the EBI and the data in D[7:0] is
transferred to IDB[7:0] (the internal data bus). When IRW is low (write
mode), the data bus is an input to the EBI and the data in IDB[7:0] is
transferred to D[7:0] (the external data bus). An exception to this occurs
when the IRV bit is set. In that mode, when internal accesses occur, data
on IDB[7:0] is transferred out on D[7:0].
Internal read/write
- IRW
The internal read/write bit is an input control signal to the EBI module. It
allows the CPU (or DMA) to read and write to the external devices. With
the proper interface logic, the IRW generates the external read signal
REB and external write signal WEB.
External access
(External)
The External signal identifies those cycles that are not internal to the
part. This is used to keep the EBI outputs quiet for internal accesses in
Low Noise Mode.
EBIEN - EBI enable
The EBI enable signal is provided by physical Mask Option. It is used to
disable the EBI and therefore reduce power and RF emissions in
non-expanded mode. (64QFP package).
Internal WAIT state
- IWS
The internal WAIT state signal is an output from the EBI module. It is
connected to the IMREQB (in the IBUS), which suspends the CPU state
(but not the internal clocks). The IMREQB signal delay is software
controlled for CSI and either software or hardware controlled for
CS0.This signal will be disabled for internal accesses.
13-appA