![](http://datasheet.mmic.net.cn/280000/MC68HC08AS32AFU_datasheet_16093976/MC68HC08AS32AFU_146.png)
Mask Options
Data Sheet
MC68HC08AS32A — Rev. 1
146
Mask Options
MOTOROLA
10.3 Mask Option Registers (MORA and MORB)
LVISTOP — LVI Stop Mode Enable Bit
LVISTOP enables the LVI module in stop mode.(See
Section 9. Low-Voltage
Inhibit (LVI)
.)
1 = LVI enabled during stop mode
0 = LVI disabled during stop mode
ROMSEC — ROM Security Bit
ROMSEC enables the ROM security feature. Setting the ROMSEC bit prevents
reading of the ROM contents. Access to the ROM is denied to unauthorized
users of customer-specified software.
1 = ROM security enabled
0 = ROM security disabled
LVIRST — LVI Reset Enable Bit
LVIRST enables the reset signal from the LVI module. (See
Section 9.
Low-Voltage Inhibit (LVI)
.)
1 = LVI module resets enabled
0 = LVI module resets disabled
LVIPWR — LVI Power Enable Bit
LVIPWR enables the LVI module. (See
Section 9. Low-Voltage Inhibit (LVI)
.)
1 = LVI module power enabled
0 = LVI module power disabled
SSREC — Short Stop Recovery Bit
SSREC enables the CPU to exit stop mode with a delay of 32 CGMXCLK cycles
instead of a 4096-CGMXCLK cycle delay. (See
16.5.2 Stop Mode
.)
1 = Stop mode recovery after 32 CGMXCLK cycles
0 = Stop mode recovery after 4096 CGMXCLK cycles
NOTE:
If using an external crystal oscillator, do not set the SSREC bit.
COPS — COP Rate Select Timeout Bit
COPS selects the short COP timeout period. (See
Section 6. Computer
Operating Properly (COP)
.)
1 = COP timeout period is 2
13
–2
4
CGMXCLK cycles.
0 = COP timeout period is 2
18
–2
4
CGMXCLK cycles.
Address:
$001F
Bit 7
6
5
4
3
2
1
Bit 0
Read:
LVISTOP
ROMSEC
LVIRST
LVIPWR
SSREC
COPS
STOP
COPD
Write:
Reset:
Unaffected by reset
= Unimplemented
Figure 10-1. Mask Option Register (MORA)
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.