- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45222 > MC68HC05P9ACDW (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05P9ACDW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 49/90頁 |
| 文件大?。?/td> | 285K |
| 代理商： | MC68HC05P9ACDW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
GENERAL RELEASE SPECIFICATION
MC68HC05P9A
COMPUTER OPERATING PROPERLY (COP)
MOTOROLA
Rev. 2.0
9-1
SECTION 9
COMPUTER OPERATING PROPERLY (COP)
This device includes a watchdog COP feature as a mask option. The COP is
implemented with an 18-bit ripple counter. This provides a timeout period of 64
milliseconds at a bus rate of 2 MHz. If the COP should timeout, a system reset
will occur and the device will be re-initialized in the same fashion as a power-on
reset (POR) or external reset.
9.1
Resetting The COP
Preventing a COP reset is done by writing a zero to the COPR bit. This action will
reset the counter and begin the timeout period again. The COPR bit is bit 0 of
address $1FF0. A read of address $1FF0 will access the user-dened ROM data
at that location.
9.2
COP During Wait or Halt Mode
The COP will continue to operate normally during wait or halt mode. The software
should pull the device out of wait or halt mode periodically and reset the COP by
writing a logic zero to the COPR bit to prevent a COP reset.
9.3
COP During Stop Mode
Stop mode disables the oscillator circuit and thereby turns the clock off for the
entire device. The COP counter will be reset when stop mode is entered. If a
reset is used to exit stop mode, the COP counter will be reset after the 4064
cycles of delay after stop mode. If an IRQ is used to exit stop mode, the COP
counter will not be reset after the 4064-cycle delay and will have that many cycles
already counted when control is returned to the program.
NOTE
The halt mode is not intended for normal use. This feature is
provided to keep the COP watchdog timer active in the event a
STOP instruction is inadvertently executed.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC05P9P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05P9CDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PD6 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC705PD6 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC05PE0P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05P9ACP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05P9ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05P9AMDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05P9AMP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05P9AP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復。