參數(shù)資料
型號(hào): MC68HC05F8B
廠(chǎng)商: FREESCALE SEMICONDUCTOR INC
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PDIP56
封裝: PLASTIC, SDIP-56
文件頁(yè)數(shù): 100/126頁(yè)
文件大小: 1084K
代理商: MC68HC05F8B
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)當(dāng)前第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
MC68HC05F8
MOTOROLA
8-5
MANCHESTER ENCODER/DECODER
8
8.2.2
Decoder
The Manchester decoder is used to convert incoming Manchester codes on the DECOIN pin to
NRZ data format for processing.
Upon reset the decoder is disabled, decoder enable bit DCE=0. To initiate the decoding process,
the bit rate is rst congured. Setting DCE activates the internal decoding clock, the decoder
enters the start state and the DECOIN pin begins to be sampled. After a low state is conrmed,
the receiver starts to hunt for the 2 bits SYNC pattern. if it is detected, the decoding procedure
starts, the decode logic converts the data bits from Manchester code format to NRZ format and
shifts the result to the decode shift register bit by bit. After all 8 bits have been received and
converted to one data byte, the end pattern of a trailing bit plus two bit pause is veried. If the
pattern followed is correct, the decode ag is set and an interrupt is generated, otherwise the
decoder is reset and returns to the start state.
8.2.2.1
Decoder Overrun
After one byte of data is received and end pattern veried, the decode output ag (DCF) is
checked rst, if it is zero (indicating the Decode Register is empty), one byte of data which has
been received is loaded to the Decode Register and interrupt is generated with the decode output
ag set (DCF=1), otherwise the receive overrun ag is set and an interrupt is generated.
Figure 8-3 Encoder Timing Diagram
A sequence of one byte data
8 bits data
12345678
ENCOOUT
D0
D1
D2
D3
D4
D5
D6
D7
00111010
High Z
1st
SYN bit
2nd
SYN bit
2 bits SYNC
2 bits
DELAY
2 bits
PAUSE
t
≤1 bit time
NCE (encode enable)
Trailing
bit
ENCODER OUT
TPG
73
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
In
c
..
.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
相關(guān)PDF資料
PDF描述
MC68HC05F8FU 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64
MC68HC05I8FU 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
MC68HC05J1DW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC05J1CP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HC05J5AJDWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05J1 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05J1A 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACDW 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACP 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ADW 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers