
MC68F375
QUEUED SERIAL MULTI-CHANNEL MODULE
MOTOROLA
REFERENCE MANUAL
Rev. 25 June 03
6-8
6.6 QSMCM Pin Control Registers
Table 6-7 lists the three QSMCM pin control registers.
Table 6-4 QILR Bit Settings
Bit(s)
Name
Description
7:3
—
Reserved
2:0
ILSCI[2:0]
Interrupt level of SCI. When an interrupt request is made,the ILSCI value determines
which of the interrupt request signals is asserted. When a request is acknowledged, the
QSMCM compares this value to a mask value supplied by the CPU32 to determine
whether to respond. The field must have a value in the range 0x0 (interrupts disabled) to
0x7 (highest priority). If ILQSPI[2:0] and ILSCI[2:0] have the same non-zero value, and
both submodules simultaneously request interrupt service, the QSPI has priority.
QIVR — QSMCM Interrupt Vector Register
0xYF FC05
7
6
5
4
3
2
1
0
INTV[7:0]
RESET:
0
1
Table 6-5 QIVR Bit Settings
Bit(s)
Name
Description
7:0
INTV[7:0]
Interrupt vector number. The values of INTV[7:1] are the same for both QSPI and SCI
interrupt requests; the value of INTV0 used during an interrupt acknowledge cycle is sup-
plied by the QSMCM. INTV0 is at logic level zero during an SCI interrupt and at logic level
one during a QSPI interrupt. A write to INTV0 has no effect. Reads of INTV0 return a
value of one.
QSPI_IL — Queued SPI Interrupt Level Register
0xYF FC07
7
6
5
4
3
2
1
0
RESERVED
ILQSPI[2:0]
RESET:
0
Table 6-6 QSPI_IL Bit Settings
Bit(s)
Name
Description
7:3
—
Reserved
2:0
ILQSPI[2:0]
Interrupt level of QSPI. When an interrupt request is made, the ILQSPI value determines
which of the interrupt request signals is asserted; when a request is acknowledged, the
QSMCM compares this value to a mask value supplied by the CPU32 to determine
whether to respond. ILQSPI must have a value in the range 0x0 (interrupts disabled) to
0x7 (highest priority).
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.