System Integration Module (SIM60)
MOTOROLA
MC68360 USER’S MANUAL
6-9
internal interrupt arbitration on behalf of any IRQx pins that are asserted externally.) If, how-
ever, no internal sub-module participates in the internal interrupt arbitration process, the
spurious interrupt monitor takes action by issuing the BERR signal internally. This causes
the CPU32+ to terminate the cycle with a spurious interrupt vector. This feature cannot be
disabled.
6.3.1.2.3 Double Bus Fault Monitor.
address error during the exception processing sequence. The double bus fault monitor
responds to an assertion of HALT on the internal bus by initiating a system reset. Refer to
Section 4 Bus Operation for more information. The DBF bit in the reset status register indi-
cates that the last reset was caused by the double bus fault monitor. The double bus fault
monitor reset can be enabled by the DBFE bit in the SYPCR.
A double bus fault is caused by a bus error or
6.3.1.2.4 Software Watchdog Timer (SWT).
vent system lockup in case the software becomes trapped in loops with no controlled exit.
The SWT is enabled after system reset to cause a system reset if it times out. If SWT is not
desired, the user must clear the SWE bit in the SYPCR to disable it. If used, the SWT
requires a special service sequence to be executed on a periodic basis. If this periodic ser-
vicing action does not occur, the SWT times out and issues a reset or a level 7 interrupt (as
programmed by the SWRI bit in the SYPCR). Once the SYPCR is written by software, the
state of the SWT (enabled or disabled) cannot be changed. The address of the interrupt ser-
vice routine for the SWT interrupt is stored in the software interrupt vector register (SWIV).
Figure 6-4 shows a block diagram of the SWT as well as the clock control circuits for the PIT.
The SIM60 provides the SWT option to pre-
The SWT clock rate is determined by the SWP bit in the periodic interrupt timer register
(PITR) and the SWT bits in the SYPCR. When MODCK1 is low (an external oscillator is
used), the 512 (29) prescaler is enabled, and the SWP and PTP bits in the PITR are set.
See Table 6-4 for a list of SWT timeout periods.
The SWT service sequence consists of the following two steps: write $55 to the software
service register (SWSR) and write $AA to the SWSR. Both writes must occur in the order
listed prior to the SWT timeout, but any number of instructions or accesses to the SWSR
can be executed between the two writes. This allows interrupts and exceptions to occur, if
necessary, between the two writes.
Figure 6-4. SWT and PIT Block Diagram
CLOCK
DISABLE
PRESCALER (2 )
CLOCK
MUX
15 STAGE DIVIDER CHAIN (2 )
LPSTOP
SWP
PTP
FRZ1
SWCLK
PITCLK
PRECLK
9
2
2
2
2
9
11
13
15
RESET OR
LEVEL 7
INTERRUPT
4
MODULUS COUNTER
PIT
INTERRUPT
PITR
SPCLK
FROM
CLOCK
SYNTHESIZER
÷