參數(shù)資料
型號(hào)： MC68CK338
廠商： Motorola, Inc.
元件分類： 32位微控制器
英文描述： Highly Integrated, Low-Power, 32-Bit Microcontroller
中文描述： 高度集成，低功耗，32位微控制器
文件頁數(shù)： 95/133頁
文件大?。?/td> 798K
代理商： MC68CK338
MC68CK338
MC68CK338TS/D
MOTOROLA
95
SICA and SICB contain the control and status bits for SASM channels A and B, respectively. SICA also
contains the IL[2:0] interrupt level field and IARB3 interrupt arbitration bit 3 for both SASM channels A
and B.
FLAG — Event Flag
FLAG indicates whether or not an input capture or output compare event has occurred. If the IL[2:0]
field is non-zero, and IEN is set, an interrupt request is generated when FLAG is set.
0 = An input capture or output compare event has not occurred
1 = An input capture or output compare event has occurred
Table 56
shows the event flag status during different modes.
FLAG is set only by hardware and cleared only by software or by a system reset.To clear this bit, first
read the register with FLAG set to one, then write a zero to the bit.
NOTE
The flag clearing mechanism works only if no flag setting event occurs between the
read and write operations. If a FLAG setting event occurs between the read and
write operations, the FLAG bit will not cleared.
IL[2:0] — Interrupt Level
Setting IP[2:0] to a non-zero value causes the SASM to request an interrupt when the FLAG bit sets. If
IL[2:0] = %000, no interrupts will be requested when FLAG sets.
NOTE
This field affects both SASM channels, not just channel A.
IARB3 — Interrupt Arbitration Bit 3
This bit works in conjunction with IARB[2:0] in the BIUMCR. Each module that generates interrupt re-
quests on the IMB must have a unique value in the arbitration field. This interrupt arbitration identifica-
tion number is used to arbitrate for the IMB when modules generate simultaneous interrupts of the same
priority. The IARB3 bit is cleared by reset. Refer to
6.4.1 BIUSM Registers
for more information on
IARB[2:0].
SIC12B, SIC14B —
SASM Status/Interrupt/Control Register B
SIC18B, SIC24B —
SASM Status/Interrupt/Control Register B
$YFF464, $YFF474
$YFF494, $YFF4C4
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
FLAG
0
0
0
0
IEN
0
BSL
IN
0
FORCE EDOUT
0
0
MODE[1:0]
RESET:
0
0
0
0
0
0
0
0
U
0
0
0
0
0
0
0
Table 56 Event Flag Status Conditions
Mode
Status Description
IC
If a subsequent input capture event occurs while FLAG is set, the new value is latched and
FLAG remains set.
If a subsequent output compare event occurs while FLAG is set, the compare occurs normally
and FLAG remains set.
If a subsequent output compare event occurs while FLAG is set, the output signal toggles nor-
mally and FLAG remains set.
If a subsequent internal compare event occurs while FLAG is set, the compare occurs normally
and FLAG remains set.
OC
OCT
OP
相關(guān)PDF資料
PDF描述
MC68EC060 32-Bit Microprocessors.(32位微處理器)
MC68EN360RC25V QUad Integrated Communications Controller Users Manual
MC68EN360CFE25 QUad Integrated Communications Controller Users Manual
MC68EN360FE25 AC 4C 4#12 PIN PLUG 023
MC68EN360FE25V QUad Integrated Communications Controller Users Manual
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68CK338CPV14 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68CK338CPV14B1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:32-Bit Modular Microcontroller
MC68CM16Z1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CM16Z1CPV16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*