- 您現(xiàn)在的位置：買賣IC網 > PDF目錄377927 > MB90F574 (Fujitsu Limited) Octal Bus Transceivers And Registers With 3-State Outputs 28-LCCC -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MB90F574 |
| 廠商： | Fujitsu Limited |
| 英文描述： | Octal Bus Transceivers And Registers With 3-State Outputs 28-LCCC -55 to 125 |
| 中文描述： | 16位微控制器專有 |
| 文件頁數(shù)： | 75/135頁 |
| 文件大小： | 2504K |
| 代理商： | MB90F574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁
75
MB90570 Series
17. Address Match Detection Function
When the address is equal to a value set in the address detection register, the instruction code loaded into the
CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set
instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program
patching function to be implemented.
Two address detection registers are supported. An interrupt enable bit is prepared for each register. If the value
set in the address detection register matches an address and if the interrupt enable bit is set at “1”, the instruction
code loaded into the CPU is replaced forcibly with the INT9 instruction code.
(1) Register Configuration
Program address detection register 0 to 2 (PADR0)
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX
B
R/W: Readable and writable
X : Undefined
RESV: Reserved bit
Address
PADR0 (Low order address): 001FF0
H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX
B
Address
PADR0 (Middle order address): 001FF1
H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX
B
Address
PADR0 (High order address): 001FF2
H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX
B
Address
PADR1 (Low order address): 001FF3
H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX
B
Address
PADR1 (Middle order address): 001FF4
H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
XXXXXXXX
B
Address
PADR1 (High order address): 001FF5
H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Initial value
00000000
B
Address
00009E
H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Program address detection register 3 to 5 (PADR1)
Program address detection control status register (PACSR)
RESV
RESV
RESV
RESV
AD1E
RESV
AD0E
RESV
相關PDF資料 |
PDF描述 |
|---|---|
| MB90V570 | 16-bit Proprietary Microcontroller |
| MB90V570A | 16-bit Proprietary Microcontroller |
| MB90F574APFF | 16-bit Proprietary Microcontroller |
| MB90F574APFV | 16-bit Proprietary Microcontroller |
| MB90F574A | Octal Bus Transceivers And Registers With 3-State Outputs 24-CFP -55 to 125 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F583BPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F583BPMC-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F583CAPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F591GPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F594APFR-GE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。