- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98009 > MB86612PBT SERIAL COMM CONTROLLER, PBGA120 PDF資料下載
參數(shù)資料
| 型號： | MB86612PBT |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SERIAL COMM CONTROLLER, PBGA120 |
| 封裝： | PLASTIC, FBGA-120 |
| 文件頁數(shù)： | 29/40頁 |
| 文件大?。?/td> | 574K |
| 代理商： | MB86612PBT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
35
MB86612
2. Bank 0 Registers
Bank 0 contains the registers required for 1394 settings and transfers.
Access to this bank is enabled by writing ‘0000h’ to the bank select register (3Eh).
Address
Write operation
Read operation
HEX
A5A4A3A2
A1
10
01000
Sending ISO PKT header
setting register (high)
Receiving ISO PKT header
display register (high)
12
01001
Sending ISO PKT header
setting register (low)
Receiving ISO PKT header
display register (low)
14
01010
Sending ASYNC des ID
setting register
(reserved)
16
01011
Sending ASYNC PKT param
setting register
Receiving ASYNC PKT param
display register
18
01100
Sending ASYNC data length
setting register
Receiving ASYNC data length
display register
1A
01101
Sending ASYNC ex tcode
setting register
Receiving ASYNC ex tcode
display register
1C
01110
Sending ASYNC source ID
setting register
Receiving ASYNC source ID
display register
1E
01111
Sending ASYNC resp param
setting register
Receiving ASYNC resp param
display register
20
10000
Sending ASYNC des offset
setting register (high)
Receiving ASYNC des offset
display register (high)
22
10001
Sending ASYNC des offset
setting register (middle)
Receiving ASYNC des offset
display register (middle)
24
10010
Sending ASYNC des offset
setting register (low)
Receiving ASYNC des offset
display register (low)
26
1
0
1
(reserved)
←
28
1
0
1
0
(reserved)
PHY ID display register
2A
1
0
1
0
1
(reserved)
NODE config display register
2C
1
0
1
0
(reserved)
PORT config display register (port0)
2E
1
0
1
(reserved)
PORT config display register (port1)
30
1
0
state clear setting register
root ID display register
32
1
0
1
Self ID PKT param setting register
ISO resource manager ID
display register
34
1
0
1
0
(reserved)
←
36
1
0
1
(reserved)
←
38
1
0
(reserved)
cycle timer monitor
display register (high)
3A
1
0
1
(reserved)
cycle timer monitor
display register (low)
3C
1
0
(reserved)
←
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86964PFV-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MB86965 | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| MB86976PF-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MB87033BPF | SCSI BUS CONTROLLER, PQFP80 |
| MB8867P | 21.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86612PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86613 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613S | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE1394 Open HCI Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。