- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98009 > MB86612PBT SERIAL COMM CONTROLLER, PBGA120 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86612PBT |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SERIAL COMM CONTROLLER, PBGA120 |
| 封裝： | PLASTIC, FBGA-120 |
| 文件頁數(shù)： | 2/40頁 |
| 文件大?。?/td> | 574K |
| 代理商： | MB86612PBT |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
10
MB86612
(Continued)
3. System Interface
Pin name
I/O
Function
TS
I/O
Sending: DVC mode time stamp trigger signal input pin.
(Input) The cycle timer value when this signal is asserted is added to the sending
offset value and becomes the sending time stamp.
Receiving: Time stamp match detect signal.
(output) In MPEG mode, this signal is negative after reading 1 source packet of
data.
In DVC mode, this signal is asserted for the duration of 32 ticlk (32 periods of the
ICLK signal).
If an error is detected in a receiving isochronous packet this signal is not output.
IERR
O
This signal is output when an error is detected in a receiving isochronous packet.
When an error is detected the TS signal is not output, so that this signal should
be used to trigger reading of the receiving packet.
If an error such as causing discarding of received packets within a device, this
signal is not output.
CTR
O
This signal is output when the cycle timer value is changed.
This signal may be output or not output, according to the CTR bit (bit 0) in the
mode-control register.
OCLK
O
Cycle timer clock output (24.576 MHz).
This signal may be output or not output, according to the CTR bit (bit 0) in the
mode-control register.
Pin name
I/O
Function
CS
I
Input pin for signals used by the MPU to select the MB86612 as an I/O device.
A5 to A1
I
Address input pins for internal register selection.
Valid only in non-multiplexed mode.
If multiplexed mode is selected these pins should be fixed at ‘0’.
D15 to D6, D0
I/O
16-bit data bus input/output pins (MSB is D15, LSB is D0).
AD5 to AD1
I/O
16-bit data bus input/output pins (MSB is AD5, LSB is AD1). Used for address
input signals when multiplexed mode is selected.
RD (R/W)
I
80-series mode: Read strobe signal input pin, used to output data from the
MB86612 to the data bus.
68-series mode: Control signal input pin, used for data input/output operations to
the MB86612.
WR (DS)
I
80-series mode: Write strobe signal input pin, used to input data from the data
bus to the MB86612.
68-series mode: DS signal input pin, output when data bus is enabled.
ALE
I
ALE signal input pin, for signal output when addresses are enabled in multiplexed
mode. In non-multiplexed mode, this signal should be fixed at ‘0’.
INT
O
Interrupt output pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86964PFV-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100 |
| MB86965 | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| MB86976PF-G | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| MB87033BPF | SCSI BUS CONTROLLER, PQFP80 |
| MB8867P | 21.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86612PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86613 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Open HCI Controller |
| MB86613S | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE1394 Open HCI Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。