- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86391 (Fujitsu Limited) MPEG2 1chip Audio/Video Encoder PDF資料下載
參數(shù)資料
| 型號： | MB86391 |
| 廠商： | Fujitsu Limited |
| 英文描述： | MPEG2 1chip Audio/Video Encoder |
| 中文描述： | 的MPEG2 1chip音頻/視頻編碼器 |
| 文件頁數(shù)： | 43/69頁 |
| 文件大小： | 847K |
| 代理商： | MB86391 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
FUJITSU LIMITED
Proprietary and Confidential
MB86391 12, November 2001
Product Specification
Rev. 1.1
39
(1) When ready to receive streams, set STREQ to 'H.'
(2) When valid data exists, the MB86391 changes STEN ’H’
→
’L’
→
’H’ at STDATA. It simultaneously
sets the TSPSSYNC signal to 'H' at the sync byte "0x47" if the stream is TS, and at the pack start
code "0x000001BA" or at the leading byte of the program end code "0x000001B9" if the stream is
PS.
Note:
Limit the duration during which STREQ is set to ’L’ while encoding to a few tens
of clocks. The bit rate must also be maintained on the average (The MB86391 is
equipped with an internal buffer to temporarily store bit streams. However, the
buffer fails if bit streams are not read for a lengthy period of time.)
(c) External clock sync mode(CBR)
This mode is for real time transfer function products. The PCR(SCR) is made by STCLK.
Fig. 3.6c: External clock mode (CBR)
(1) Input the transfer clock to STCLK according to the bit and set STREQ to 'H.'
(2) While transferring, the MB86391 outputs 'H' to STEN at all times and outputs valid data according
to the external clock STCLK. It also simultaneously sets the TSPSSYNC signal to 'H' at the sync
byte "0x47" if the stream is TS, and at the pack start code "0x000001BA" or at the leading byte of
the program end code "0x000001B9" if the stream is PS.
Note:
STCLK should be input over 1/8 x system bit-rate. (EX: When the system bit-rate
is 8Mbps, STCLK should be over 1MHz.) When STCLK is more high frequency
than system bit-rate which is setted, stuffing is implemented.
(d) External clock sync mode (VBR)
This mode is for real time transfer function products. The PCR(SCR) is made bySTCLK.
Fig. 3.6d: External clock mode (VBR)
STCLK(I)
STREQ(I)
STEN(O)
Valid
STDATA(O)
TSPSSYNC(O)
Valid
Valid
Valid
STCLK(I)
STREQ(I)
STEN(O)
Valid
STDATA(O)
TSPSSYNC(O)
Valid
Valid
Valid
相關PDF資料 |
PDF描述 |
|---|---|
| MB86434 | 5V Single Power Supply Audio Interface Unit (AIU) |
| MB86434PF | 5V Single Power Supply Audio Interface Unit (AIU) |
| MB86435 | 3 V Single Power Supply Audio Interface Unit (AIU) |
| MB86435PFV | RES 360 OHM 1/16W 5% 0402 SMD |
| MB86602C | SCSI-II Protocol Controller (Differential)(SCSI-II 協(xié)議控制器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB86391PSC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86393 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:MPEG-2 Single Chip Audio/Video Encoder |
| MB86434 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:5V Single Power Supply Audio Interface Unit (AIU) |
| MB86434PF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:5V Single Power Supply Audio Interface Unit (AIU) |
| MB86435 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:3 V Single Power Supply Audio Interface Unit (AIU) |
發(fā)布緊急采購，3分鐘左右您將得到回復。