
11.1.2
Graphics memory interface register list ......................................................................112
11.1.3
Display controller register list......................................................................................113
11.1.4
Video Capture register list............................................................................................118
11.1.5
Drawing engine register list .........................................................................................119
11.1.6
I2C register list............................................................................................................. 125
11.2
EXPLANATION OF REGISTER ................................................................................................. 126
11.2.1
Host interface registers................................................................................................ 127
11.2.2
Graphics memory interface registers.......................................................................... 134
11.2.3
Display control register................................................................................................ 137
11.2.4
Video Capture Registers .............................................................................................. 185
11.2.5
Drawing control registers ............................................................................................ 192
11.2.6
Drawing mode registers............................................................................................... 195
11.2.7
Triangle drawing registers .......................................................................................... 210
11.2.8
Line drawing registers ................................................................................................. 213
11.2.9
Pixel drawing registers ................................................................................................ 214
11.2.10
Rectangle drawing registers .................................................................................... 214
11.2.11
Blt registers............................................................................................................... 215
11.2.12
2D line with XY setup drawing registers ................................................................ 216
11.2.13
2D triangle with XY setup drawing registers ......................................................... 217
11.2.14
Display list FIFO registers ...................................................................................... 218
11.2.15
I2C registers.............................................................................................................. 219
12 TIMING DIAGRAM....................................................................................................................... 225
12.1
HOST INTERFACE ................................................................................................................. 225
12.1.1
CPU read/write timing diagram in SH3 mode (Normally Not Ready Mode) ........... 225
12.1.2
CPU read/write timing diagram in SH3 mode (Normally Ready Mode) .................. 226
12.1.3
CPU read/write timing diagram in SH4 mode (Normally Not Ready Mode) ........... 227
12.1.4
CPU read/write timing diagram in SH4 mode (Normally Ready Mode) .................. 228
12.1.5
CPU read/write timing diagram in V832 mode (Normally Not Ready Mode).......... 229
12.1.6
CPU read/write timing diagram in V832 mode (Normally Ready Mode)................. 230
12.1.7
CPU read/write timing diagram in SPARClite (Normally Not Ready Mode) .......... 231
12.1.8
CPU read/write timing diagram in SPARClite (Normally Ready Mode).................. 232
12.1.9
SH4 single-address DMA write (transfer of 1 long word).......................................... 233
12.1.10
SH4 single-address DMA write (transfer of 8 long words) .................................... 234
12.1.11
SH3/4 dual-address DMA (transfer of 1 long word) ............................................... 235
12.1.12
SH3/4 dual-address DMA (transfer of 8 long words).............................................. 235
12.1.13
V832 DMA transfer................................................................................................... 236
12.1.14
SH4 single-address DMA transfer end timing........................................................ 237
12.1.15
SH3/4 dual-address DMA transfer end timing ....................................................... 237
12.1.16
V832 DMA transfer end timing ............................................................................... 238