- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11687 > MAX9260GCB/V+T (Maxim Integrated Products)IC DESERIALIZER GMSL 64TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX9260GCB/V+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 21/51頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DESERIALIZER GMSL 64TQFP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
Gigabit Multimedia Serial Link with Spread
Spectrum and Full-Duplex Control Channel
MAX9259/MAX9260
28 _____________________________________________________________________________________
Parallel Data-Rate Selection
The MAX9259/MAX9260 use the DRS inputs to set the
parallel data rate. Set DRS high to use a low-speed par-
allel data rate in the range of 6.25MHz to 12.5MHz (32-bit
mode) or 8.33MHz to 16.66MHz (24-bit mode). Set DRS
low for normal operation with parallel data rates higher
than 12.5MHz (32-bit mode) or 16.66MHz (24-bit mode).
Audio Channel
The I2S audio channel supports audio sampling rates
from 8kHz to 192kHz and audio word lengths from 4 bits
to 32 bits. The audio bit clock (SCK) does not need to be
synchronized with PCLKIN. The MAX9259 automatically
encodes audio data into a single bit stream synchronous
with PCLKIN. The MAX9260 decodes the audio stream
and stores audio words in a FIFO. Audio rate detection
uses an internal oscillator to continuously determine the
audio data rate and output the audio in I2S format. The
audio channel is enabled by default. When the audio
channel is disabled, the SD pins on both sides are
treated as a regular parallel data pin.
PCLK_ frequencies can limit the maximum supported
audio sampling rate. Table 4 lists the maximum audio
sampling rate for various PCLK_ frequencies. Spread-
spectrum settings do not affect the I2S data rate or WS
clock frequency.
Additional MCLK Output
for Audio Applications
Some audio DACs such as the MAX9850 do not require
a synchronous main clock (MCLK), while other DACs
require MCLK to be a specific multiple of WS. If an audio
DAC chip needs the MCLK to be a multiple of WS, syn-
chronize the I2S audio data with PCLK_ of the GMSL,
which is typical for most applications. Select the PCLK_
to be the multiple of WS, or use a clock synthesis chip,
such as the MAX9491, to regenerate the required MCLK
from PCLK_ or SCK.
For audio applications that cannot directly use the
PCLKOUT output, the MAX9260 provides a divided
MCLK output on DOUT28 at the expense of one less
parallel line in 32-bit mode (24-bit mode is not affected).
By default, DOUT28 operates as a parallel data output
and MCLK is turned off. Set MCLKDIV (MAX9260 regis-
ter 0x12, D[6:0]) to a non-zero value to enable the MCLK
output. Set MCLKDIV to 0x00 to disable MCLK and set
DOUT28 as a parallel data output.
The output MCLK frequency is:
SRC
MCLK
f
MCLKDIV
=
where fSRC is the MCLK source frequency (Table 5) and
MCLKDIV is the divider ratio from 1 to 127.
Table 4. Maximum Audio Sampling Rates for Various PCLK_ Frequencies
WORD LENGTH
(Bits)
PCLK_ FREQUENCY
(DRS = LOW)
(MHz)
PCLK_ FREQUENCY
(DRS = HIGH)
(MHz)
12.5
15
16.6
> 20
6.25
7.5
8.33
> 10
8
> 192
16
> 192
18
185.5
> 192
185.5
> 192
20
174.6
> 192
174.6
> 192
24
152.2
182.7
> 192
152.2
182.7
> 192
32
123.7
148.4
164.3
> 192
123.7
148.4
164.3
> 192
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9259GCB/V+T | IC SERIALIZER GMSL 64TQFP |
| MAX9217ETM+T | IC SERIALIZER LVDS 48-TQFN |
| VI-B1X-IW-F1 | CONVERTER MOD DC/DC 5.2V 100W |
| MAX9246GUM/V+T | IC DESERIALIZER 21BIT 48TSSOP |
| MAX9244GUM/V+T | IC DESERIALIZER 21BIT 48TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9263EVKIT+ | 制造商:Maxim Integrated Products 功能描述:GMSL SERIALIZER WITH HDCP - Boxed Product (Development Kits) |
| MAX9263GCB/V+ | 功能描述:串行器/解串器 - Serdes GMSL Serializer w/HDCP Interface RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9263GCB/V+T | 功能描述:串行器/解串器 - Serdes GMSL Serializer w/HDCP Interface RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX9264EVKIT+ | 制造商:Maxim Integrated Products 功能描述:GMSL DESERIALIZER WITH HDCP - Boxed Product (Development Kits) |
| MAX9264GCB/V+ | 功能描述:串行器/解串器 - Serdes GMSL Deserializer w/HDCP Interface RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。