- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69017 > MAS31753FXXXX (DYNEX SEMICONDUCTOR LTD) 4 CHANNEL(S), 16 MHz, DMA CONTROLLER, CQFP84 PDF資料下載
參數(shù)資料
| 型號： | MAS31753FXXXX |
| 廠商： | DYNEX SEMICONDUCTOR LTD |
| 元件分類： | DMA控制器 |
| 英文描述： | 4 CHANNEL(S), 16 MHz, DMA CONTROLLER, CQFP84 |
| 封裝： | QFP-84 |
| 文件頁數(shù)： | 27/31頁 |
| 文件大?。?/td> | 238K |
| 代理商： | MAS31753FXXXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁
MA31753
5/31
3.10 SOFTWARE PROGRAMMING
DMA requests can be generated in software by writing the
CRQP bit in the Channel Status register. If the channel is
active, the DMA will then request bus control. If the DREQN
signal on that channel is not active, the DMA finishes the cycle
as soon as the memory is ready. There is no handshaking with
the IO port. DACKN is deasserted when the memory is ready.
If DREQN is asserted but is masked, the handshaking is active
and operates normally.
Interrupts can be generated in software by setting either a
channel EOT flag or any error flag. This can only be done
when the DMA is in PEND_CHAIN mode. If an error flag is set,
the device goes straight to ERROR mode. If the EOT flag is
set, the device looks as if it has completed the transfer. It will
then just sit and wait for the EOT flag to be cleared before
entering IDLE mode. If both flags are set simultaneously, the
device remains in PEND_CHAIN mode. Setting an error flag
when EOT is set resets EOT and the device goes to ERROR
mode. Setting EOT when an error flag is set clears the error
and the DMA sits in the finish transfer mode.
3.11 CASCADING DMA CONTROLLERS
DMA controllers are cascaded in series. For each DMA
added, an extra 4 channels become available. To cascade the
devices, the strobes, control signals and address and data
busses are connected in parallel. Of the bus arbitration
signals, LOCKN and GRANTN should be connected in parallel
and REQINN, GEINN and GEOUTN shoudl be daisy-chained.
INTRN and PEN can either be ORed together with external
glue logic or input to seperate CPU interrupts. Figure 3 shows
the cascade connections.
Figure 3: Cascading DMA Controllers
Bus
Arbiter
DMAC 1
DMAC 2
REQN
REQINN
GEOUTN
GEINN
DREQN[0:3]
D
A
CKN[0:3]
Bus
Interf
ace
Signals
DREQN[0:3]
D
A
CKN[0:3]
Bus
Interf
ace
Signals
GRANTN
44
4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAR28155CXXXX | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| MAR28155LXXXX | 24 I/O, PIA-GENERAL PURPOSE, CQCC44 |
| MAS28155CXXXX | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| MAH28155LXXXX | 24 I/O, PIA-GENERAL PURPOSE, CQCC44 |
| MAX3100ETG+ | 1 CHANNEL(S), 230.4K bps, SERIAL COMM CONTROLLER, QCC24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAS34822001 | 制造商:LG Corporation 功能描述:Belt |
| MAS3504D | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:G.729 Annex A Voice Codec |
| MAS3506D | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:WorldSpace WorldSpace Audio Decoder |
| MAS3507D | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:MPEG 1/2 Layer 2/3 Audio Decoder |
| MAS3509F | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:MAS 35x9F MPEG Layer 2/3, AAC Audio Decoder, G.729 Annex A Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。