參數(shù)資料
型號(hào)： M66596FP
元件分類： 總線控制器
英文描述： UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝： 0.50 MM PITCH, LQFP-64
文件頁(yè)數(shù)： 9/131頁(yè)
文件大小： 1595K
代理商： M66596FP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 106 of 127
4.9 Timing diagrams
Table 4.1 Index for register access timing diagram
Bus specification
access
R/W
INDEX
Note
Separate bus
CPU
WRITE
4.9.1.1
CPU bus 0
Separate bus
CPU
READ
4.9.1.2.
CPU bus 0
Multiplex bus
CPU
WRITE
4.9.2.1.
CPU bus 0
Multiplex bus
CPU
READ
4.9.2.2
CPU bus 0
Table 4.2 Index for FIFO port access
Access
Bus I/F
specifications *2)
I/F specifications when
operating
DFORM OBUS
R/W
Note
INDEX
CPU
CPU bus 0
Separate bus
-
WRITE
-
4.9.1.1
CPU
CPU bus 0
Separate bus
-
READ
-
4.9.1.2.
CPU
CPU bus 0
Multiplex bus
-
WRITE
-
4.9.2.1.
CPU
CPU bus 0
Multiplex bus
-
READ
-
4.9.2.2
DMA
CPU bus 2
ACK+RD/WR
010
WRITE
Cycle steal transfer
4.9.3.1
DMA
CPU bus 2
ACK+RD/WR
010
READ
Cycle steal transfer
4.9.3.2
DMA
SPLIT bus 1
ACK+STB
110
1
WRITE
Cycle steal transfer
4.9.3.3
DMA
SPLIT bus 1
ACK+STB
110
1
READ
Cycle steal transfer
4.9.3.4
DMA
SPLIT bus 1
ACK+STB
110
0
WRITE
Cycle steal transfer
4.9.3.3
DMA
SPLIT bus 1
ACK+STB
110
0
READ
Cycle steal transfer
4.9.3.5
DMA
CPU bus 1
Separate bus
000
WRITE
Cycle steal transfer
4.9.3.6
DMA
CPU bus 1
Separate bus
000
READ
Cycle steal transfer
4.9.3.7
DMA
SPLIT bus 2
ACK only
100
1
WRITE
Cycle steal transfer
4.9.3.8
DMA
SPLIT bus 2
ACK only
100
1
READ
Cycle steal transfer
4.9.3.9
DMA
SPLIT bus 2
ACK only
100
0
WRITE
Cycle steal transfer
4.9.3.8
DMA
SPLIT bus 2
ACK only
100
0
READ
Cycle steal transfer
4.9.3.10
DMA
CPU bus 3
ACK only
011
WRITE
Cycle steal transfer
4.9.3.11
DMA
CPU bus 3
ACK only
011
READ
Cycle steal transfer
4.9.3.12
DMA
CPU bus 2
Multiplex bus
000
WRITE
Cycle steal transfer
4.9.4.1
DMA
CPU bus 2
Multiplex bus
000
READ
Cycle steal transfer
4.9.4.2
DMA
CPU bus 1
ACK+RD/WR
010
WRITE
Burst transfer
4.9.5.1
DMA
CPU bus 1
ACK+RD/WR
010
READ
Burst transfer
4.9.5.2
DMA
SPLIT bus 1
ACK+STB
110
1
WRITE
Burst transfer
4.9.5.3
DMA
SPLIT bus 1
ACK+STB
110
1
READ
Burst transfer
4.9.5.4
DMA
SPLIT bus 1
ACK+STB
110
0
WRITE
Burst transfer
4.9.5.3
DMA
SPLIT bus 1
ACK+STB
110
0
READ
Burst transfer
4.9.5.5
DMA
CPU bus 2
Separate bus
000
WRITE
Burst transfer
4.9.5.6
DMA
CPU bus 2
Separate bus
000
READ
Burst transfer
4.9.5.7
DMA
SPLIT bus 2
ACK only
100
1
WRITE
Burst transfer
4.9.5.8
DMA
SPLIT bus 2
ACK only
100
1
READ
Burst transfer
4.9.5.9
DMA
SPLIT bus 2
ACK only
100
0
WRITE
Burst transfer
4.9.5.8
DMA
SPLIT bus 2
ACK only
100
0
READ
Burst transfer
4.9.5.10
DMA
CPU bus 3
ACK only
011
WRITE
Burst transfer
4.9.5.11
DMA
CPU bus 3
ACK only
011
READ
Burst transfer
4.9.5.12
DMA
CPU bus 1
Multiplex bus
000
WRITE
Burst transfer
4.9.6.1
DMA
CPU bus 1
Multiplex bus
000
READ
Burst transfer
4.9.6.2
*1) Because the address signal is not used, the timing will be the same for the separate bus and multiplex bus.
*2) The reading and writing timing are carried out using control signal. If the control signal is configured of a
combination of multiple signals, the ratings from the falling edge will be valid starting from when the active
delay signal changes.
The ratings from the rising edge will be valid starting from the change in signals that become inactive more
quickly.
相關(guān)PDF資料
PDF描述
M68HC11D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D0CFN 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
M68HC711D0CFB 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*