參數(shù)資料
型號(hào): M66596FP
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 0.50 MM PITCH, LQFP-64
文件頁(yè)數(shù): 82/131頁(yè)
文件大小: 1595K
代理商: M66596FP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 54 of 127
3.1.7.4 Recovering from the low-power sleep state
If any of the events noted below occurs from the low-power sleep state, the controller notifies the CPU through the
INT_N
pin. The interrupt factor related to those events should be enabled, before sofware sets the controller to the
low-power sleep state.
VBUS detection
: If a change in the VBUS pin was detected in the low-power sleep state
RESUME detection
: If a change in the state of the USB bus (J-State to K-State or SE0)was detected
when the state shifted from the suspended state to the low-power sleep state in the
Peripheral mode.
BUS CHANGE detection : If a change in the state of the USB bus was detected when the state to the
low-power sleep state state during the suspended state
When the PCSE bit of INTENB1 register is set to "0", the low-power sleep state is also canceled by the operations
noted below, and the controller returns to the normal operating state.
Dummy writing to the 0x7E address of the controller (no actual writing is
done to this address).
When the system has returned from the low-power sleep state to the normal state, some of the controller registers
need to be returned to the values in effect prior to the transition to the low-power sleep state. Of the registers for
which the settings have to be returned, special registers are available that are used for re-setting data in the
read-only registers.
Table 3.6 shows the re-settings for the read-only registers for which the settings have to be returned.
Table 3.6 Re-settings for read-only registers for which settings have to be returned
Register
Bit
Method for re-setting registers
DVSTCTR
RHST
INTSTS0
DVSQ
Setting the USB communication speed and device state using the STSRECOV bit
of the RECOVER register before shifting to the low-power sleep state recovers the
values for the RHST bit and DVSQ bit.
RECOVER
USBADDR
The USB device address prior to the shift to the low-power sleep state is set in the
USBADDR bit of the RECOVER register.
PIPExCTR
SQMON
The sequence toggle bits for the various pipes prior to the low-power sleep state
are set using the SQSET bit or the SQCLR bit of PIPExCTR. *1)
*1) The SQMON bit of the DCPCTR register is initialized when the SETUP stage ends, so it is not necessary to
return to the state in effect prior to the normal operating state.
3.1.7.5 Recovering from the clock stop state
If any of the events noted below occurs from the clock stop state, the controller notifies the CPU through the INT_N
pin. The interrupt factor related to those events should be enabled, before sofware sets the controller to the clock stop
state.
VBUS detection
: If a change in the VBUS pin was detected in the clock stop state.
RESUME detection
: In the suspended state of Peripheral mode if a change in the state of the USB bus
(J-State to K-State/SE0)was detected.
BUS CHAGE detection : If a change in the state of the USB bus was detected. It is used when detecting attach
a peripheral , detach a perripheral, and Remote Wake Up in the Host mode.
3.1.7.6 Auto clock supply function
This controller is equipped with an auto clock supply function. With the auto clock supply function, the controller
automatically implements a series of sequence control operations, from the oscillation stabilization standby timing to
the supply of the internal clock, when the system is returning from the low-power sleep state or from the clock stop
mode to the normal operating state. This function is enbaled by setting “1” for the ATCKM bit of the SYSCFG
register and following events are occur.. For information on specific register control, please refer to Chapter
-
RESUME detection
In the suspended state of Peripheral mode if a change in the state of the USB bus (J-State to
K-State/SE0)was detected.
-
If Software set “XCKE=1” of SYSCFG register.
相關(guān)PDF資料
PDF描述
M68HC11D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D0CFN 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
M68HC711D0CFB 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述: