- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69017 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁數(shù)： | 45/131頁 |
| 文件大小： | 1595K |
| 代理商： | M66596FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁
M66596FP/WG
rev .1.00
2006.3.14
page 20 of 127
2.3.3
Line status monitor
Table 2.4Table 2.3 shows the USB data bus line statuses of the controller. The controller monitors the line
status (D+ line and D- line) of the USB data bus using the LNST bit of the SYSSTS register. The LNST bit is
configured of two bits. For the meaning of each of the bits, please refer to the table below.
The line status is checked with the Full-Speed receiver inside a M66596. This controller controls a Full-Speed
receiver automatically when internal clock is supplied. If the FSRPC of the SYSCFG register is set up, it is
enabled by setting the FSRPC of the SYSCFG register by S/W when internal clock is not supplied. After H/W
reset, in checking the state of D+ and D- before supplying an internal clock, please set a FSRPC bit as 1. Once
supplying an internal clock, it is not necessary to set up by S/W.
In the low-power sleep state, the line status cannot be monitored.
Table 2.4 USB data bus line statuses
LNST [1]
LNST [0]
During Full-Speed
operation
During Hi-Speed operation
During chirp operation
0
SE0
Squelch
0
1
J State
not Squelch
Chirp J
1
0
K State
Invalid
Chirp K
1
SE1
Invalid
Chirp:
The reset handshake protocol is being executed in the Hi-Speed operation enabled state (HSE = “1”).
Squelch:
SE0 or Idle state
not Squelch: Hi-Speed J state or Hi-Speed K state
Chirp J:
Chirp J state
Chirp K:
Chirp K state
2.3.4
USB data bus register control
A setup about resistance of a USB data bus is shown in Table 2.5. USB data bus line resistors are controled by
DMRPD
and DPRPU bit of SYSCFG register.
Table 2.5 Resistance control of a USB data bus
DMRPD
DPRPU
D-
D+
note
0
Open
0
1
Open
Pull-Up
Peripheral Controller
1
0
Pull-Down
Host Controller
1
Pull-Down
Pull-Up
相關PDF資料 |
PDF描述 |
|---|---|
| M68HC11D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D0CFN | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| M68HC711D0CFB | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D3CP1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。