- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69017 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M66596FP |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁(yè)數(shù)： | 129/131頁(yè) |
| 文件大?。?/td> | 1595K |
| 代理商： | M66596FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)當(dāng)前第129頁(yè)第130頁(yè)第131頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 97 of 127
3.10 SOF interpolation function
In the Peripheral mode, if data could not be received at intervals of 1 ms (when using Full-Speed operation) or 125
s (when using Hi-Speed operation) because an SOF packet was corrupted or missing, the controller interpolates the
SOF. The SOF interpolation operation begins when “USBE=1”, “SCKE=1” and an SOF packet is received. The
interpolation function is initialized under the following conditions.
(1)
H/W reset
(2)
S/W reset
(3)
USB bus reset
(4)
Suspend state detected
Also, the SOF interpolation operates under the following specifications.
(1)
125
s/1 ms conforms to the results of the reset handshake protocol.
(2)
The interpolation function is not activated until an SOF packet is received.
(3)
After the first SOF packet is received, either 125
s or 1 ms is counted at an internal clock of 48 MHz, and
interpolation is carried out.
(4)
After the second and subsequent SOF packets are received, interpolation is carried out at the previous
reception interval.
(5)
Interpolation is not carried out in the suspended state or while a USB bus reset is being received.
(With suspended transitions during Hi-Speed operation, interpolation continues for 3 ms after the last
packet is received.
The contorller supports the following functions based on the SOF detection. Those functions also operate normally
with SOF interpolation is also activated for the following functions, if the SOF packet was corrupted.
(1)
Refreshing of the frame number and micro-frame number
(2)
SOFR interrupt timing and uSOF lock
(3)
SOF pulse output
(4)
Isochronous transfer interval count
If an SOF packet is missing when Full-Speed operation is being used, the FRNM bit of the FRMNUM0 register is
not refreshed. If a
SOF packet is missing during Hi-Speed operation, the UFRNM bit of the FRMNUM1 register is
refreshed.
However, if a
SOF packet for which “FRNM=000” is missing, the FRNM bit is not refreshed. If this happens, the
FRNM bit is not refreshed even if successive
SOF packets other than “FRNM=000” are received normally.
3.10.1 SOF pulse output
When SOF output is enabled, the controller is able to output SOF signals at the timing at which the SOFs are
received. When the value of the SOFM bit of the SOFCFG register is “01” (1 ms SOF) or “10” (125
s SOF), pulses are
output from the SOF_N pin in the “L” active state. These are called “SOF signals”. For information on pulse timing,
please see Figure 3.29 The controller outputs SOF output based on SOF packet reception events or SOF
interpolation events at uniform intervals.
USB Bus
SOF packet
1ms(Full-Speed) / 125us(High-Speed)
SOF
minimun 640ns
SYNC
PID
FRAME
CRC5
Figure 3.29 SOF output timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68HC11D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D0CFN | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| M68HC711D0CFB | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D3CP1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。