- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69017 > M65761FP SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | M65761FP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 297K |
| 代理商： | M65761FP |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
M65761FP
REJ03F0234-0200 Rev.2.00 Sep 14, 2007
Page 11 of 33
(2) Parameter setup register (WR)
1) External context mode
(Address: 1)
d7
d4
d0
PARA_REG:
C0
LC
0
d6 (LC):
Condition of taking in the input from the external context are selected.
(0: through output, 1: latch input)
When this bit is set to 1, the CX0 to CX11 of the context input is latched once using the transfer
clock. ("XCLK")
d7 (C0):
When this bit is set to 1, CX0 is selected.
(0: CX0 external input, 1: CX0 internal feedback)
2) Internal context mode
(Address: 1)
d7
d6
d5
d4
d0
PARA_REG:
AT
TM
AT
d0 to 4 (AT<0> to AT<4>):
AT pixel position lower 5 bits. (see figure 2)
d5 (TM):
Template select (0: 3-line template, 1: 2-line template)
d6, d7 (AT<5>, AT<6>):
AT pixel position upper 2 bits (the 6th and 7th bits)
Example:
d7
d4
d0
3-line template, AT = 4:
0
1
0
d7
d4
d0
2-line template, AT = 48:
0
1
0
Note:
The AT pixel position at time of the internal context mode is set up by using all the AT<6:0> (0 to 127).
When the default position (when the AT pixels are not used) is used, AT is set to 0.
When the 2-line template is used, AT should not be set to 1 to 4. In case of the 3-line template, AT = 1 to 2 is
not allowed.
(3) Command register (W)
(Address: 2)
d7
d3
d0
CMD_REG:
0
JP
RC
JC
IC
d0 (IC):
This command starts initialization of context table RAM (1: start initialization)
When this bit goes 1, the context table RAM initialization starts. This bit returns to 0 automatically when
the initialization is completed.
d1 (JC):
Processing (coding/decoding/through) start/end command (1: start processing, 0: end processing)
When this bit goes 1, processing (coding/decoding/through) starts.
This bit returns to 0 automatically when processing of the number of set lines is finished during the
selection of end of termination.
And if this JC bit is made 0 and inputting the image data is stopped during the coding process, the coding is
stopped (flushed) even if the set lines are not filled. Moreover, if this bit made 0 during decoding and no
more coded data is coming in, it is assumed that the "00" of the coded data came in and the preset lines have
been processed. However, in case of the multi-striped coding, processing should not end by making this bit
"0" except in case of last stripe.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M65762FP | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| M65762FP | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| M66011FP | 1 CHANNEL(S), SERIAL COMM CONTROLLER, PDSO24 |
| M66239FP | OTHER CLOCK GENERATOR, PQFP144 |
| M66239FP | OTHER CLOCK GENERATOR, PQFP144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M65762FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:QM-Coder |
| M65790FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:FBTC IMAGE DATA COMPRESSION and DECOMPRESSION LSI |
| M65817AFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:Digital Amplifier Processor of S-Master Technology |
| M65818AFP | 制造商:Renesas Electronics Corporation 功能描述:M65818AFP |
| M65821 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:CD PLAYER DIGITAL SIGNAL PROCESSOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。