Mitsubishi microcomputers
M16C / 62P Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Clock Generation Circuit
70
development
Preliminary Specifications Rev.1.0
Specifications in this manual are tentative and subject to change.
Table 1.9.7. Allowed Transition and Setting
High-speed mode,
middle-speed mode
Ring oscillator mode
Stop mode
Wait mode
Ring oscillator
low power dissipation
mode
PLL operation mode2
Low power dissipation
Low-speed mode2
C
State after transition
See Table A
--
(8)
(18)
5
(3)
(3)
(3)
(3)
(2)
--
--
--
(4)
(4)
(4)
(4)
--
(5)
(5)
(7)
(7)
(7)
(5)
--
(5)
(7)
--
--
(6)
(6)
(6)
(6)
No
division
Divided
by 2
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
(16)
(17)
(18)
Setting
Operation
CM04 = 0
Sub clock turned off
CM04 = 1
Sub clock oscillating
CM1CM06 = 0,
CMCM06 = 0,
CM1CM06 = 0,
CM06 = 0,
CM17 = 1 , CM16 = 1
CPU clock no division mode
CPU clock division by 2 mode
CPU clock division by 4 mode
CM06 = 1
CPU clock division by 8 mode
CPU clock division by 16 mode
CM07 = 0
Main clock, PLL clock,
or ring oscillator clock selected
CM07 = 1
Sub clock selected
CM05 = 0
Main clock oscillating
CM05 = 1
Main clock turned off
PLC07 = 0,
CM11 = 0
PLC07 = 1,
CM11 = 1
Main clock selected
PLL clock selected
CM21 = 0
Main clock or PLL clock selected
CM21 = 1
Ring oscillator clock selected
CM10 = 1
Transition to stop mode
wait
Transition to wait mode
Hardware interrupt
Exit stop mode or wait mode
(9)
7
--
(10)
(11)
1, 6
(12)
3
(14)
4
--
--
--
--
--
(13)
3
(15)
--
--
--
--
--
--
--
(10)
--
--
--
--
--
--
--
--
(18)
(18)
--
--
(16)
1
(17)
(16)
1
(17)
(16)
1
(17)
(16)
1
(17)
(16)
1
(17)
--
--
(3)
(3)
(3)
(3)
(4)
(4)
(4)
(4)
(5)
(5)
(5)
(5)
(7)
(7)
(7)
(7)
(6)
(6)
(6)
(6)
(1)
--
--
(1)
--
(1)
--
--
(1)
--
(1)
(2)
--
--
(2)
--
--
(2)
--
(2)
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
--
Sub clock oscillating
Sub clock turned off
(18)
5
(18)
5
(18)
(18)
(18)
(18)
(18)
Table 1. State Transition with Main Clock Division Ration in High- or Middle-speed Mode,
Ring Oscillator Mode, and Ring Oscillator Low Power Dissipation Mode
Table B. Setting and Operation
Notes:
1. Avoid making a transition when the CM21 bit is set to “1” (oscillation stop, re-oscillation detection function enabled).
Set the CM21 bit to “0” (oscillation stop, re-oscillation detection function disabled) before transiting.
2. Ring oscillator clock oscillates and stops in low-speed mode and low power dissipation mode. In these mode,
the ring oscillator can be used as peripheral function clock.
Sub clock oscillates and stops in PLL operation mode. In this mode, sub clock can be used as peripheral function
clock.
3. PLL operation mode can only be entered from and changed to high-speed mode.
4. Set the CM06 bit to “1” (division by 8 mode) before transiting from ring oscillator mode to high- or middle-speed mode.
5. When exiting stop mode, the CM06 bit is set to “1” (division by 8 mode).
6. If the CM05 bit is set to “1” (main clock stop), then the CM06 bit is set to “1” (division by 8 mode).
7. A transition can be made only when sub clock is oscillating.
--: Cannot transit
(11)
1
--: Cannot transit
High-speed mode,
middle-speed mode
Ring oscillator
mode
Stop mode
Wait mode
Ring oscillator
low power
dissipation mode
PLL operation
Low power
Low-speed mode1
See Table A
See Table A
Divided
by 4
Divided
by 8
Divided
by 16
No
division
Divided
by 2
Divided
by 4
Divided
by 8
Divided
by 16
No division
Divided by 2
Divided by 4
S
o
S
t
Divided by 8
Divided by 16
No division
Divided by 2
Divided by 4
Divided by 8
Divided by 16