- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383303 > M50LPW116N1T (意法半導(dǎo)體) 16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M50LPW116N1T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| 中文描述： | 16兆位的2Mb × 8，啟動塊3V電源低引腳數(shù)快閃記憶體 |
| 文件頁數(shù)： | 3/36頁 |
| 文件大?。?/td> | 259K |
| 代理商： | M50LPW116N1T |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
3/36
M50LPW116
8KBytes, 1 Main Block of 32KBytes, 30 Main
Blocks of 64KBytes and 16 Parameter Blocks of
4KBytes.
Two different bus interfaces are supported by the
memory. The primary interface is the Low Pin
Count (or LPC) Standard Interface. This has been
designed to remove the need for the ISA bus in
current PC Chipsets; the M50LPW116 acts as the
PC BIOS on the Low Pin Count bus for these PC
Chipsets.
The secondary interface, the Address/Address
Multiplexed (or A/A Mux) Interface, is designed to
be compatible with current Flash Programmers for
production line programming prior to fitting to a PC
Motherboard.
The memory is offered in TSOP40 (10 x 20mm)
package and it is supplied with all the bits erased
(set to ’1’).
SIGNAL DESCRIPTIONS
There are two different bus interfaces available on
this part. The active interface is selected before
power-up or during Reset using the Interface Con-
figuration Pin, IC.
The signals for each interface are discussed in the
Low Pin Count (LPC) Signal Descriptions section
and the Address/Address Multiplexed (A/A Mux)
Signal Descriptions section below. The supply sig-
nals are discussed in the Supply Signal Descrip-
tions section below.
Low Pin Count (LPC) Signal Descriptions
For the Low Pin Count (LPC) Interface see Figure
1, Logic Diagram (LPC Interface), and Table 1,
Signal Names (LPC Interface).
The LPC address sequence is 32 bits long. The
M50LPW116 responds to addresses mapped to
the top of the 4 GByte memory space, from
FFFF FFFFh. Address bits A31-A26 must be set
to 1. For A25-A23 and A21, refer to Table 2. A22
is set to 1 for array access, and to 0 for register ac-
cess. A20-A0 are for array addresses.
Input/Output Communications (LAD0-LAD3).
All
Input and Output Communication with the memory
take place on these pins. Addresses and Data for
Bus Read and Bus Write operations are encoded
on these pins.
Input Communication Frame (LFRAME).
The
Input Communication Frame (LFRAME) signals
the start of a bus operation. When Input Commu-
nication Frame is Low, V
IL
, on the rising edge of
the Clock a new bus operation is initiated. If Input
Communication Frame is Low, V
IL
, during a bus
operation then the operation is aborted. When In-
put Communication Frame is High, V
IH
, the cur-
rent bus operation is proceeding or the bus is idle.
Table 1. Signal Names (LPC Interface)
LAD0-LAD3
Input/Output Communications
LFRAME
Input Communication Frame
ID0-ID3
Identification Inputs
GPI0-GPI4
General Purpose Inputs
IC
Interface Configuration
RP
Interface Reset
INIT
CPU Reset
CLK
Clock
TBL
Top Block Lock
WP
Write Protect
RFU
Reserved for Future Use. Leave
disconnected.
V
CC
Supply Voltage
V
PP
Optional Supply Voltage for Fast
Program and Fast Erase Operations
V
SS
Ground
NC
Not Connected Internally
Identification Inputs (ID0-ID3).
The Identification
Inputs (ID0-ID3) allow to address up to 16
memories on a bus. The value on addresses
A21,A23-A25 is compared to the hardware
strapping on the ID0-ID3 pins to select which
memory is being addressed. For an address bit to
be ‘1’ the correspondent ID pin can be left floating
or driven Low, V
IL
; an internal pull-down resistor is
included with a value of R
IL
. For an address bit to
be ‘0’ the correspondent ID pin must be driven
High, V
IH
; there will be a leakage current of I
LI2
through each pin when pulled to V
IH
; see Table 20.
By convention the boot memory must have ID0-
ID3 pins left floating or driven Low, V
IL
and a ‘1’
value on A21,A23-A25 and all additional
memories take sequential ID0-ID3 configuration,
as shown in Table 2.
General Purpose Inputs (GPI0-GPI4).
The Gener-
al Purpose Inputs can be used as digital inputs for
the CPU to read. The General Purpose Input Reg-
ister holds the values on these pins. The pins must
have stable data from before the start of the cycle
that reads the General Purpose Input Register un-
til after the cycle is complete. These pins must not
be left to float, they should be driven Low, V
IL,
or
High, V
IH
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50LPW116N5T | 16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M51131L | 2 CHANNEL ELECTRONIC VOLUME BALANCE |
| M51354AP | TV IF SYSTEM |
| M51391ASP | PAL/NTSC VIDEO CHROMA DEFLECTION |
| M52063SP | NTSC/QUASI PAL TRANSCODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50LPW116N5G | 功能描述:閃存 16 MBIT 3V SUPPLY RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50LPW116N5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW116N5TG | 功能描述:閃存 16 MBIT 3V SUPPLY RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50M40-6-0M | 制造商:Jacob 功能描述: |
| M50-MAGNET | 制造商:Brady Corporation 功能描述:PRINTER HOLDING MAGNET ACCESSORY, BMP50 SERIES; Accessory Type:Printer-Holding Magnetic Attachment; Features:Securely Holds BMP51 Printer & Adheres it to Metal Surfaces for Convenient 1-Hand Use ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。