參數(shù)資料
型號(hào): M38C29FFAFP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 5 MHz, MICROCONTROLLER, PQFP64
封裝: 14 X 14 MM, 0.80 MM PITCH, PLASTIC, LQFP-64
文件頁(yè)數(shù): 19/104頁(yè)
文件大?。?/td> 1327K
代理商: M38C29FFAFP
Rev.2.00
May 28, 2004
page 19 of 100
38C2 Group (A Version)
INTERRUPTS
Interrupts occur by nineteen sources: six external, twelve internal,
and one software.
Interrupt Control
Each interrupt except the BRK instruction interrupt have both an in-
terrupt request bit and an interrupt enable bit, and is controlled by the
interrupt disable flag. An interrupt occurs if the corresponding inter-
rupt request and enable bits are “1” and the interrupt disable flag is
“ 0” .
Interrupt enable bits can be set or cleared by program. Interrupt re-
quest bits can be cleared by program, but cannot be set by software.
The BRK instruction interrupt and reset cannot be disabled with any
flag or bit. The I flag disables all interrupts except the BRK instruction
interrupt and reset. If several interrupt requests occur at the same
time, the interrupt with highest priority is accepted first.
Interrupt Operation
By acceptance of an interrupt, the following operations are automati-
cally performed:
1. The contents of the program counter and processor status reg-
ister are automatically pushed onto the stack.
2. The interrupt disable flag is set to “1” and the corresponding
interrupt request bit is set to “ 0” .
3. The interrupt jump destination address is read from the vector
table into the program counter.
s Notes on Interrupts
When setting the followings, the interrupt request bit may be set to
“ 1” .
When switching external interrupt active edge
Related register: Interrupt edge selection register (address 3A16)
Timer X control register (address FF416)
Timer Y mode register (address 3016)
When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated
Related register: Interrupt edge selection register (address 3A16)
When not requiring the interrupt occurrence synchronous with these
setting, take the following sequence.
Set the corresponding interrupt enable bit to “ 0”
(disabled).
Set the interrupt edge select bit (polarity switch bit) or the interrupt
source selection bit.
Set the corresponding interrupt request bit to “0” after 1 or more
instructions have been executed.
Set the corresponding interrupt enable bit to “ 1”
(enabled).
Interrupt Source
Reset (Note 2)
INT0
INT1
INT2
Key input
(key-on wakeup)
Serial I/O1 receive
Serial I/O1 transmit
Serial I/O2 receive
Serial I/O2 transmit
Timer X
Timer 1
Timer 2
Timer 3
Timer 4
CNTR0
Timer Y
CNTR1
A-D conversion
BRK instruction
Priority
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
Vector Addresses (Note 1)
High
FFFD16
FFFB16
FFF916
FFF716
FFF516
FFF316
FFF116
FFEF16
FFED16
FFEB16
FFE916
FFE716
FFE516
FFE316
FFE116
FFDF16
FFDD16
Interrupt Request
Generating Conditions
At reset
At detection of either rising or falling
edge of INT0 input
At detection of either rising or falling
edge of INT1 input
At detection of either rising or falling
edge of INT2 input
At falling of ports P00– P03, P54– P57
input logical level AND
At completion of serial I/O1 data receive
At completion of serial I/O1 transmit
shift or transmit buffer is empty
At completion of serial I/O2 data receive
At completion of serial I/O2 transmit
shift or transmit buffer is empty
At timer X underflow
At timer 1 underflow
At timer 2 underflow
At timer 3 underflow
At timer 4 underflow
At detection of either rising or falling
edge of CNTR0 input
At timer Y underflow
At detection of either rising or falling
edge of CNTR1 input
At completion of A-D conversion
At BRK instruction execution
Non-maskable
External interrupt (active edge selectable)
Valid when INT2 interrupt is selected
External interrupt (active edge selectable)
Valid when key input interrupt is selected
External interrupt (falling valid)
Valid only when serial I/O1 is selected
Valid only when serial I/O2 is selected
Valid only when timer 1 interrupt is selected
Valid only when timer 2 interrupt is selected
External interrupt (active edge selectable)
Valid when A-D conversion interrupt is se-
lected
Non-maskable software interrupt
Low
FFFC16
FFFA16
FFF816
FFF616
FFF416
FFF216
FFF016
FFEE16
FFEC16
FFEA16
FFE816
FFE616
FFE416
FFE216
FFE016
FFDE16
FFDC16
Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.
Table 7 Interrupt vector addresses and priority
Remarks
相關(guān)PDF資料
PDF描述
M38K29F8LHP 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP64
M38K27M4L-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
M38K29RFS 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, CPGA100
M41ST85YMH6 1 TIMER(S), REAL TIME CLOCK, PDSO28
M41ST85YMX6TR 1 TIMER(S), REAL TIME CLOCK, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38C29FFAFP#U0 功能描述:IC 740/38C2 MCU FLASH 64LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標(biāo)準(zhǔn)包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI,I²C,IEBus,IrDA,SIO,UART/USART 外圍設(shè)備:DMA,POR,PWM,WDT 輸入/輸出數(shù):121 程序存儲(chǔ)器容量:384KB(384K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b,D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤(pán) 產(chǎn)品目錄頁(yè)面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87
M38C29FFAHP 制造商:Renesas Electronics Corporation 功能描述:MCU 3/5V 60K 64-LQFP - Trays
M38C29FFAHP#U0 制造商:Renesas Electronics Corporation 功能描述:MCU 8BIT 740 CISC 60KB FLASH 5V 64LQFP - Trays
M38C29FFFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C29FFHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER