參數(shù)資料
型號: M38B79MFH-XXXXFP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁數(shù): 9/92頁
文件大?。?/td> 4318K
代理商: M38B79MFH-XXXXFP
vi
38B7 Group User’s Manual
List of figures
Fig. 2.4.39 Timing chart (at correct state) of 38B7 Group and M35501FP ...................... 2-127
Fig. 2.4.40 Timing chart (at incorrect state) of 38B7 Group and M35501FP ................... 2-127
Fig. 2.4.41 Setting of relevant registers ................................................................................. 2-128
Fig. 2.4.42 Control procedure ................................................................................................... 2-130
Fig. 2.5.1 Memory assignment of A-D converter relevant registers ................................... 2-133
Fig. 2.5.2 Structure of AD/DA control register ....................................................................... 2-134
Fig. 2.5.3 Structure of A-D conversion register (low-order) ................................................. 2-135
Fig. 2.5.4 Structure of A-D conversion register (high-order) ............................................... 2-135
Fig. 2.5.5 Structure of Interrupt source switch register ........................................................ 2-136
Fig. 2.5.6 Structure of Interrupt request register 2 ............................................................... 2-136
Fig. 2.5.7 Structure of Interrupt control register 2 ................................................................ 2-137
Fig. 2.5.8 Connection diagram ................................................................................................. 2-138
Fig. 2.5.9 Setting of relevant registers ................................................................................... 2-138
Fig. 2.5.10 Control procedure ................................................................................................... 2-139
Fig. 2.6.1 Memory assignment of D-A converter relevant registers ................................... 2-141
Fig. 2.6.2 Structure of D-A conversion register ..................................................................... 2-141
Fig. 2.6.3 Structure of AD/DA control register ....................................................................... 2-142
Fig. 2.6.4 Connection diagram ................................................................................................. 2-143
Fig. 2.6.5 Setting of relevant registers ................................................................................... 2-143
Fig. 2.6.6 Control procedure ..................................................................................................... 2-144
Fig. 2.7.1 Memory assignment of PWM relevant registers .................................................. 2-145
Fig. 2.7.2 Structure of PWM control register ......................................................................... 2-145
Fig. 2.7.3 Structure of PWM register (high-order) ................................................................. 2-146
Fig. 2.7.4 Structure of PWM register (low-order) .................................................................. 2-146
Fig. 2.7.5 Connection diagram ................................................................................................. 2-147
Fig. 2.7.6 Setting of relevant registers ................................................................................... 2-147
Fig. 2.7.7 Control procedure ..................................................................................................... 2-148
Fig. 2.7.8 PWM0 output ............................................................................................................. 2-148
Fig. 2.8.1 Memory assignment of interrupt interval determination function relevant registers
................................................................................................................................... 2-149
Fig. 2.8.2 Structure of Interrupt interval determination register .......................................... 2-149
Fig. 2.8.3 Structure of Interrupt interval determination control register ............................. 2-150
Fig. 2.8.4 Structure of Interrupt edge selection register ...................................................... 2-150
Fig. 2.8.5 Structure of Interrupt request register 1 ............................................................... 2-151
Fig. 2.8.6 Structure of Interrupt control register 1 ................................................................ 2-152
Fig. 2.8.7 Connection diagram ................................................................................................. 2-153
Fig. 2.8.8 Function block diagram ........................................................................................... 2-153
Fig. 2.8.9 Timing chart of data determination ........................................................................ 2-153
Fig. 2.8.10 Setting of relevant registers ................................................................................. 2-154
Fig. 2.8.11 Control procedure ................................................................................................... 2-155
Fig. 2.8.12 Reception of remote-control data (timer 2 interrupt) ........................................ 2-156
Fig. 2.9.1 Memory assignment of watchdog timer relevant register ................................... 2-157
Fig. 2.9.2 Structure of Watchdog timer control register ....................................................... 2-157
Fig. 2.9.3 Structure of CPU mode register ............................................................................ 2-158
Fig. 2.9.4 Connection of watchdog timer and setting of division ratio ............................... 2-159
Fig. 2.9.5 Setting of relevant registers ................................................................................... 2-159
Fig. 2.9.6 Control procedure ..................................................................................................... 2-160
Fig. 2.10.1 Memory assignment of buzzer output circuit relevant register ........................ 2-161
Fig. 2.10.2 Structure of buzzer output control register......................................................... 2-161
Fig. 2.10.3 Connection of buzzer output circuit and setting of division ratio.................... 2-162
Fig. 2.10.4 Setting of relevant register ................................................................................... 2-162
Fig. 2.10.5 Control procedure ................................................................................................... 2-162
相關PDF資料
PDF描述
M38B79FFFP 8-BIT, FLASH, 4.2 MHz, MICROCONTROLLER, PQFP100
M38C37ECAFS 8-BIT, UVPROM, 4 MHz, MICROCONTROLLER, CQCC80
M38C37ECMFP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP80
M38C37ECMFS 8-BIT, UVPROM, 4 MHz, MICROCONTROLLER, CQCC80
M38C37ECAXXXFP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP80
相關代理商/技術(shù)參數(shù)
參數(shù)描述
M38C13E6FP 功能描述:IC 740 MCU OTP 24K 64LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 產(chǎn)品培訓模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標準包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設備:欠壓檢測/復位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB(96K x 16) 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
M38C13E6HP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C13RLFS 制造商:Renesas Electronics Corporation 功能描述:EMULATION MCU/8BIT CMOS EMULATION CHIP - Bulk
M38C24M4-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C24M4-XXXHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER