參數(shù)資料
型號(hào): M38B79MFH-XXXXFP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100
文件頁(yè)數(shù): 6/92頁(yè)
文件大?。?/td> 4318K
代理商: M38B79MFH-XXXXFP
iii
38B7 Group User’s Manual
List of figures
Fig. 96 Timings during erase verify........................................................................................... 1-92
Fig. 97 Timings at error checking .............................................................................................. 1-93
Fig. 98 Flash memory control register bit configuration ......................................................... 1-95
Fig. 99 Flash command register bit configuration ................................................................... 1-96
Fig. 100 CPU mode register bit configuration in CPU rewriting mode ................................ 1-96
Fig. 101 Flowchart of program/erase operation at CPU reprogramming mode .................. 1-98
CHAPTER 2 APPLICATION
Fig. 2.1.1 Memory assignment of I/O port relevant registers .................................................. 2-2
Fig. 2.1.2 Structure of port Pi (i = 0 to 7, 9, A) ....................................................................... 2-3
Fig. 2.1.3 Structure of port P8 ..................................................................................................... 2-3
Fig. 2.1.4 Structure of port PB..................................................................................................... 2-4
Fig. 2.1.5 Structure of port Pi (i = 1, 3 to 7, 9, A) direction register .................................... 2-4
Fig. 2.1.6 Structure of port P8 direction register ...................................................................... 2-5
Fig. 2.1.7 Structure of port PB direction register ...................................................................... 2-5
Fig. 2.1.8 Structure of pull-up control register 1 ....................................................................... 2-6
Fig. 2.1.9 Structure of pull-up control register 2 ....................................................................... 2-6
Fig. 2.1.10 Structure of pull-up control register 3 ..................................................................... 2-7
Fig. 2.2.1 Memory map of registers relevant to timers .......................................................... 2-11
Fig. 2.2.2 Structure of Timer i (i=1, 3 to 6) ............................................................................. 2-12
Fig. 2.2.3 Structure of Timer 2 .................................................................................................. 2-12
Fig. 2.2.4 Structure of Timer 6 PWM register ......................................................................... 2-12
Fig. 2.2.5 Structure of Timer 12 mode register ....................................................................... 2-13
Fig. 2.2.6 Structure of Timer 34 mode register ....................................................................... 2-13
Fig. 2.2.7 Structure of Timer 56 mode register ....................................................................... 2-14
Fig. 2.2.8 Structure of Timer X (low-order, high-order) .......................................................... 2-15
Fig. 2.2.9 Structure of Timer X mode register 1 ..................................................................... 2-16
Fig. 2.2.10 Structure of Timer X mode register 2 ................................................................... 2-17
Fig. 2.2.11 Structure of Interrupt request register 1 ............................................................... 2-18
Fig. 2.2.12 Structure of Interrupt request register 2 ............................................................... 2-19
Fig. 2.2.13 Structure of Interrupt control register 1 ................................................................ 2-20
Fig. 2.2.14 Structure of Interrupt control register 2 ................................................................ 2-20
Fig. 2.2.15 Timers connection and setting of division ratios ................................................. 2-22
Fig. 2.2.16 Relevant registers setting ....................................................................................... 2-23
Fig. 2.2.17 Control procedure ..................................................................................................... 2-24
Fig. 2.2.18 Peripheral circuit example ....................................................................................... 2-25
Fig. 2.2.19 Timers connection and setting of division ratios ................................................. 2-25
Fig. 2.2.20 Relevant registers setting ....................................................................................... 2-26
Fig. 2.2.21 Control procedure ..................................................................................................... 2-26
Fig. 2.2.22 Judgment method of valid/invalid of input pulses ............................................... 2-27
Fig. 2.2.23 Relevant registers setting ....................................................................................... 2-28
Fig. 2.2.24 Control procedure ..................................................................................................... 2-29
Fig. 2.2.25 Timers connection and setting of division ratios ................................................. 2-30
Fig. 2.2.26 Relevant registers setting ....................................................................................... 2-31
Fig. 2.2.27 Control procedure ..................................................................................................... 2-32
Fig. 2.2.28 Timers connection and table example of timer X/RTP setting values ............. 2-34
Fig. 2.2.29 RTP output example ................................................................................................ 2-34
Fig. 2.2.30 Relevant registers setting ....................................................................................... 2-35
Fig. 2.2.31 Control procedure ..................................................................................................... 2-36
相關(guān)PDF資料
PDF描述
M38B79FFFP 8-BIT, FLASH, 4.2 MHz, MICROCONTROLLER, PQFP100
M38C37ECAFS 8-BIT, UVPROM, 4 MHz, MICROCONTROLLER, CQCC80
M38C37ECMFP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP80
M38C37ECMFS 8-BIT, UVPROM, 4 MHz, MICROCONTROLLER, CQCC80
M38C37ECAXXXFP 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38C13E6FP 功能描述:IC 740 MCU OTP 24K 64LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:740/38000 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲(chǔ)器容量:192KB(96K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
M38C13E6HP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C13RLFS 制造商:Renesas Electronics Corporation 功能描述:EMULATION MCU/8BIT CMOS EMULATION CHIP - Bulk
M38C24M4-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38C24M4-XXXHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER