- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370960 > M38B79MFH-A055FP (Mitsubishi Electric Corporation) SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M38B79MFH-A055FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片8位CMOS微機 |
| 文件頁數(shù)： | 54/109頁 |
| 文件大?。?/td> | 1559K |
| 代理商： | M38B79MFH-A055FP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁
38B7 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
54
Timing Setting
Each timing is set by the FLDC mode register, Tdisp time set reg-
ister, Toff1 time set register, and Toff2 time set register.
(1) Tdisp time setting
The Tdisp time means the length of display timing. In non-grada-
tion display mode, it consists of the FLD display output term and
the Toff1 time. In gradation display mode, it consists of the display
output term and the Toff1 time plus a low signal output term for
dark display. Set the Tdisp time by the Tdisp counter count source
selection bit of the FLDC mode register and the Tdisp time set
register. Supposing that the value of the Tdisp time set register is
n, the Tdisp time is represented as Tdisp = (n+1)
t (t: count
source). When the Tdisp counter count source selection bit of the
FLDC mode register is “0” and the value of the Tdisp time set reg-
ister is 200 (C8
16
), the Tdisp time is: Tdisp = (200 + 1)
4.0
μ
s (at
X
IN
= 4 MHz) = 804
μ
s. When reading the Tdisp time set register,
the counting value is read out.
(2) Toff1 time setting
The Toff1 time means a non-output (low signal output) time to pre-
vent blurring of FLD and for dimmer display. Use the Toff1 time set
register to set this Toff1 time. Make sure the value set to Toff1 is
smaller than Tdisp and Toff2. Supposing that the value of the Toff1
time set register is n1, the Toff1 time is represented as Toff1 =
n1
t. When the Tdisp counter count source selection bit of the
FLDC mode register is “0” and the value of the Toff1 time set reg-
ister is 30 (1E
16
), Toff1 = 30
4.0
μ
s (at X
IN
= 4 MHz) = 120
μ
s.
Be sure to set the value of 03
16
or more to the Toff1 time set reg-
ister (address 0EF6
16
).
(3) Toff2 time setting
The Toff2 time is time for dark display. For bright display, the FLD
display output remains effective until the counter that is counting
Tdisp underflows. For dark display, however, “L” (or “off”) signal is
output when the counter that is counting Toff2 underflows. This
Toff2 time setting is valid only for FLD ports which are in the gra-
dation display mode and whose gradation display control RAM
value is “1” .
Set the Toff2 time by the Toff2 time set register. Make sure the
value set to Toff2 is smaller than Tdisp but larger than Toff1. Sup-
posing that the value of the Toff2 time set register is n2, the Toff2
time is represented as Toff2 = n2
t. When the Tdisp counter
count source selection bit of the FLDC mode register is “0” and
the value of the Toff2 time set register is 180 (B4
16
), Toff2 = 180
4.0
μ
s (at X
IN
= 4 MHz) = 720
μ
s.
When bit 7 of the FLD output control register (address 0EFC
16
) is
set to “1”, be sure to set the value of 03
16
or more to the Toff2 time
set register (address 0EF7
16
).
Fig. 54 FLD and digit output timing
Toff1
T
d
i
s
p
T
o
f
f
1
T
o
f
f
2
Tdisp
Gradation display mode is not selected
(Address 0EF4
16
bit 5 = “0”)
Gradation display mode is selected and set for bright display
(Address 0EF4
16
bit 5 = “1” and the corresponding gradation
display control data = “0”)
L
b
o
l
u
w
r
o
i
n
u
g
t
p
p
u
r
t
e
t
v
e
e
r
n
m
t
o
f
o
n
r
r
i
D
i
s
p
l
a
y
o
u
t
p
u
t
t
e
r
m
D
i
s
p
l
a
y
o
u
t
p
u
t
t
e
r
m
Low output term for
blurring prevention
Gradation display mode is selected and set for dark display
(Address 0EF4
16
bit 5 = “1” and the corresponding gradation
display control data = “1”)
L
d
o
a
w
r
k
o
d
u
i
t
p
p
u
l
a
t
y
t
e
r
m
f
o
r
s
相關PDF資料 |
PDF描述 |
|---|---|
| M38B79MFH-A154FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38B79MFH-A157FP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C13E6HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C24M6-051HP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C24M4-XXXFP | SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M38C13E6FP | 功能描述:IC 740 MCU OTP 24K 64LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標準包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C，IrDA，SPI，UART/USART 外圍設備:欠壓檢測/復位，DMA，POR，PWM，WDT 輸入/輸出數(shù):50 程序存儲器容量:192KB（96K x 16） 程序存儲器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM |
| M38C13E6HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C13RLFS | 制造商:Renesas Electronics Corporation 功能描述:EMULATION MCU/8BIT CMOS EMULATION CHIP - Bulk |
| M38C24M4-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38C24M4-XXXHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。