
3-50
APPENDIX
38B7 Group User’s Manual
3.5 Control registers
Fig. 3.5.27 Structure of Interrupt interval determination control register
Interrupt interval determination control register
b7 b6 b5 b4 b3 b2 b1 b0
Interrupt interval determination control register
(IIDCON: address 3116)
0: Stopped
1: Operating
b
0
1
2
3
4
5
6
7
Name
0
Functions
At reset R W
0: f(XIN)/128 or f(XCIN)
1: f(XIN)/256 or f(XCIN)/2
0
0 0: Filter is not used.
0 1: f(XIN)/32 or f(XCIN)
1 0: f(XIN)/64 or f(XCIN)/2
1 1: f(XIN)/128 or f(XCIN)/4
0
Counter sampling
clock selection bit
One-sided/both-
sided edge
detection selection
bit
Noise filter
sampling clock
selection bits (INT2)
b3 b2
0: One-sided edge
detection
1: Both-sided edge
detection (Note)
Interrupt interval
determination circuit
operating selection
bit
Nothing is arranged for these bits. These are
write disabled bits. When these bits are read
out, the contents are “0”.
Note: When the noise filter sampling clock selection bits (bits 2, 3) is
“00”, the both-sided edge detection function cannot be used.