- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45038 > M37906M8C-XXXFP 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37906M8C-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| 封裝： | 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件頁數(shù)： | 1/99頁 |
| 文件大?。?/td> | 1313K |
| 代理商： | M37906M8C-XXXFP |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
33
8168C-MCU Wireless-02/10
AT86RF212
5.1.2.4 PLL_ON – PLL State
Entering the PLL_ON state from TRX_OFF state enables the analog voltage regulator
(AVREG) first, unless the AVREG is already switched on (register 0x0C,
TRX_OFF_AVDD_EN). After the voltage regulator has been settled (see Table 5-2), the
PLL frequency synthesizer is enabled. When the PLL has been settled at the receive
frequency to a channel defined by register bits CHANNEL (register 0x08,
PHY_CC_CCA), CC_NUMBER (register 0x013, CC_CTRL_0), and CC_BAND (register
0x014, CC_CTRL_1), a successful PLL lock is indicated by issuing an interrupt IRQ_0
(PLL_LOCK).
After the RX_ON command is issued in PLL_ON state, register bits TRX_STATUS
(register 0x01, TRX_STATUS) immediately indicate the radio being in RX_ON state.
However, frame reception can only start, once the PLL has locked.
The PLL_ON state corresponds to the TX_ON state in IEEE 802.15.4.
5.1.2.5 RX_ON and BUSY_RX – RX Listen and Receive State
The AT86RF212 receive mode is internally separated into RX_ON state and BUSY_RX
state. There is no difference between these states with respect to the analog radio
transceiver circuitry, which is always turned on. In both states the receiver and the PLL
frequency synthesizer are enabled.
During RX_ON state, the receiver listens for incoming frames. After detecting a valid
synchronization header (SHR), the AT86RF212 automatically enters the BUSY_RX
state. The reception of a non-zero PHR field generates an IRQ_2 (RX_START) if
enabled.
During PSDU reception, the frame data are stored continuously in the Frame Buffer
until the last byte was received. The completion of the frame reception is indicated by
an interrupt IRQ_3 (TRX_END) and the radio transceiver returns to state RX_ON. At
the same time, the register bit RX_CRC_VALID (register 0x06, PHY_RSSI) is updated
with the result of the FCS check (see section 6.3).
Received frames are passed to the address match filter, refer to section 6.2. If the
content of the MAC addressing fields (refer to IEEE 802.15.4-2006, section 7.2.1) of a
frame matches to the expected addresses, which is further dependent on the
addressing mode, an address match interrupt IRQ_5 (AMI) is issued. The expected
address values are to be stored in registers 0x20 – 0x2B (Short address, PAN ID, and
IEEE address). Frame filtering is available in Basic and Extended Operating Mode,
refer to section 6.2.
Leaving state RX_ON is only possible by writing a state change command to register
bits TRX_CMD in register 0x02 (TRX_STATE).
5.1.2.6 RX_ON_NOCLK – RX Listen State without CLKM
If the radio transceiver is listening for an incoming frame and the microcontroller is not
running an application, the microcontroller may be powered down to decrease the total
system power consumption. This specific power-down scenario – for systems running in
clock synchronous mode (see section 4) – is supported by the AT86RF212 using the
state RX_ON_NOCLK.
This state can only be entered by setting pin 11 (SLP_TR) = H while the radio
transceiver is in RX_ON state. Pin 17 (CLKM) is disabled 35 clock cycles after the rising
edge at the SLP_TR pin, see Figure 4-16. This allows the microcontroller to complete
its power-down sequence.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37906M4H-XXXSP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42 |
| M37906M4C-XXXFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| M37906M8C-XXXFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| M37906M6C-XXXSP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42 |
| M37906M4C-XXXFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37906M8C-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37906T-PRB | 功能描述:DEV POD PROBE FOR M37900T2-RPD-E RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M37920FCCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FCCHP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
| M37920FGCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。