42
MITSUBISHI MICROCOMPUTERS
M37702M2AXXXFP, M37702M2BXXXFP
M37702S1AFP, M37702S1BFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Wait bit
As shown in Figure 54, when the external memory area is ac-
cessed with the processor mode register bit 2 (wait bit) cleared to
“0”, the “L” width of E signal becomes twice compared with no wait
(the wait bit is “1”). The wait bit is cleared to “0” at reset.
The accessing of internal memory area is performed in no wait
mode regardless of the wait bit.
The processor modes are described below.
(1) Single-chip mode [00]
Single-chip mode is entered by connecting the CNV
SS
pin to V
SS
and starting from reset. Ports P4 to P0 all function as normal I/O
ports. Port P4
2
can be the
φ
1
output pin divided the clock to X
IN
pin by 2 by setting bit 7 of processor mode register to “1”.
(2) Memory expansion mode [01]
Memory expansion mode is entered by setting the processor
mode bits to “01” after connecting the CNV
SS
pin to V
SS
and start-
ing from reset.
Port P0 becomes an address output pin and loses its I/O port
function.
Port P1 has two functions depending on the level of the BYTE pin.
When the BYTE pin level is “L”, port P1 functions as an address
output pin while E is “H” and as an odd address data I/O pin while
E is “L”. However, if an internal memory is read, external data is
ignored while E is “L”. In this case the I/O port function is lost.
When the BYTE pin level “H”, port P1 functions as an address out-
put pin and loses its I/O port function.
Port P2 has two functions depending on the level of the BYTE pin.
When the BYTE pin level is “L”, port P2 functions as an address
output pin while E is “H” and as an even address data I/O pin
while E is “L”. However, if an internal memory is read, external
data is ignored while E is “L”.
When the BYTE pin level is “H”, port P2 functions as an address
output pin while E is “H” and as an even and odd address data I/O
pin while E is “L”. However, if an internal memory is read, external
data is ignored while E is “L”. In this case the I/O port function is
lost.
Ports P3
0
, P3
1
, P3
2
, and P3
3
become R/W, BHE, ALE, and HLDA
output pin respectively and lose their I/O port functions.
R/W is a read/write signal which indicates a read when it is “H”
____
dress is accessed when it is “L”.
Therefore, two bytes at even and odd addresses are accessed si-
multaneously if address A
0
is “L” and BHE is “L”.
Fig. 53 External memory area for each processor mode
Fig. 54 Relationship between wait bit and access time
RAM
Microprocessor
mode
The shaded area is the external memory area.
80
16
FFFFFF
16
RAM
ROM
Memory expansion
mode
C000
16
FFFF
16
27F
16
RAM
Evaluation
chip mode
2
16
9
16
C
16
A
16
9
16
2
16
Wait bit
“1”
Internal clock
φ
Port P2
ALE
Port P2
ALE
Address
Data
Address
Data
Address
Data
Address
Data
E
E
Wait bit
“0”