參數(shù)資料
型號(hào)： M34556M8H-XXXFP
元件分類(lèi)： 微控制器/微處理器
英文描述： 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
封裝： 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42
文件頁(yè)數(shù)： 126/147頁(yè)
文件大?。?/td> 1087K
代理商： M34556M8H-XXXFP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)當(dāng)前第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
Rev.3.02
Dec 22, 2006
page 6 of 142
REJ03B0025-0302
4556 Group
DEFINITION OF CLOCK AND CYCLE
q Operation source clock
The operation source clock is the source clock to operate this
product. In this product, the following clocks are used.
Clock (f(XIN)) by the external ceramic resonator
Clock (f(XIN)) by the external RC oscillation
Clock (f(XIN)) by the external input
Clock (f(RING)) of the on-chip oscillator which is the internal
oscillator
Clock (f(XCIN)) by the external quartz-crystal resonator
Register MR
System clock
f(STCK) = f(RING)/8
f(STCK) = f(RING)/4
f(STCK) = f(RING)/2
f(STCK) = f(RING)
f(STCK) = f(XIN)/8
f(STCK) = f(XIN)/4
f(STCK) = f(XIN)/2
f(STCK) = f(XIN)
f(STCK) = f(XCIN)/8
f(STCK) = f(XCIN)/4
f(STCK) = f(XCIN)/2
f(STCK) = f(XCIN)
Table Selection of system clock
Note: The f(RING)/8 is selected after system is released from reset.
MR2
1
0
1
0
1
0
1
0
1
0
1
0
MR3
1
0
1
0
1
0
Operation mode
Internal frequency divided by 8 mode
Internal frequency divided by 4 mode
Internal frequency divided by 2 mode
Internal frequency through mode
High-speed frequency divided by 8 mode
High-speed frequency divided by 4 mode
High-speed frequency divided by 2 mode
High-speed through mode
Low-speed frequency divided by 8 mode
Low-speed frequency divided by 4 mode
Low-speed frequency divided by 2 mode
Low-speed through mode
q System clock (STCK)
The system clock is the basic clock for controlling this product.
The system clock is selected by the clock control register MR
shown as the table below.
q Instruction clock (INSTCK)
The instruction clock is the basic clock for controlling CPU. The
instruction clock (INSTCK) is a signal derived by dividing the
system clock (STCK) by 3. The one instruction clock cycle gen-
erates the one machine cycle.
q Machine cycle
The machine cycle is the standard cycle required to execute the
instruction.
MR0
0
1
0
MR1
0
1
PORT FUNCTION
Port
Port D
Port P0
Port P1
Port P2
Port C
I/O
unit
1
4
1
Control
instructions
SD, RD
SZD
CLD
OP0A
IAP0
OP1A
IAP1
OP2A
IAP2
RCP
SCP
Control
registers
FR1, FR2
I1, K2
RG
FR0, PU0
K0
C1
FR0, PU1
K0, K1
C2
FR2
L3
W1
Output structure
N-channel open-drain/
CMOS
N-channel open-drain
N-channel open-drain/
CMOS
N-channel open-drain/
CMOS
N-channel open-drain/
CMOS
Input
Output
I/O
(6)
Output
(2)
I/O
(4)
I/O
(4)
I/O
(4)
Output
(1)
Remark
Pin
D0–D4, D5/INT
XCIN/D6, XCOUT/D7
P00/SEG21–P03/SEG24
P10/SEG25–P13/SEG28
P20/SEG17–P23/SEG20
C/CNTR
Output structure selection
function (programmable)
Built-in pull-up functions, key-on
wakeup functions and output
structure selection function
(programmable)
Built-in pull-up functions, key-on
wakeup functions and output
structure selection function
(programmable)
Output structure selection func
tion (programmable)
相關(guān)PDF資料
PDF描述
M34556M4H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
M34559G6FP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52
M34559G6-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52
M34570EDFP 4-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDSO36
M34570M4-XXXFP 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34556M8-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34556MXH-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34556MX-XXXFP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34559G6 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34559G6FP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*