參數(shù)資料
型號(hào)： M30828MH-XXXGP
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP144
封裝： 20 X 20 MM, 0.50 MM PITCH, PLASTIC, LQFP-144
文件頁(yè)數(shù)： 36/48頁(yè)
文件大小： 847K
代理商： M30828MH-XXXGP
2.5.6 Power Down Feature
The Power Down pins (PD and PDQ) allow the ADC08D1520
to be entirely powered down (PD) or the Q- Channel channel
to be powered down and the I- Channel to remain active. See
1.1.7 Power Down for details on the power down feature.
The digital data (+/-) output pins are put into a high impedance
state when the PD pin for the respective channel is high. Upon
return to normal operation, the pipeline will contain meaning-
less information and must be flushed.
If the PD input is brought high while a calibration is running,
the device will not go into power down until the calibration
sequence is complete. However, if power is applied and PD
is simultaneously ramped, the device will not calibrate until
the PD input goes low. When PD is high and a calibration is
initiated, the request for calibration is completely ignored. Re-
2.6 THE DIGITAL OUTPUTS
The ADC08D1520 demultiplexes the output data of each of
the two ADCs on the die onto two LVDS output buses (total
of four buses, two for each ADC). For each of the two con-
verters, the results of successive conversions started on the
odd falling edges of the CLK+ pin are available on one of the
two LVDS buses, while the results of conversions started on
the even falling edges of the CLK+ pin are available on the
other LVDS bus. This means that, the word rate at each LVDS
bus is 1/2 the ADC08D1520 input clock rate and the two bus-
es must be multiplexed to obtain the entire 1.5 GSPS con-
version result.
Since the minimum recommended input clock rate for this
device is 200 MSPS (Non DES Mode), the effective rate can
be reduced to as low as 100 MSPS by using the results avail-
able on just one of the two LVDS buses and a 200 MHz input
clock, decimating the 200 MSPS data by two.
There is one LVDS output clock pair (DCLK+/-) available for
use to latch the LVDS outputs on all buses. Whether the data
is sent at the rising or falling edge of DCLK is determined by
the sense of the OutEdge pin, as described in 2.5.3 Output
DDR (Double Data Rate) clocking can also be used. In this
mode a word of data is presented with each edge of DCLK,
reducing the DCLK frequency to 1/4 the input clock frequency.
See the Timing Diagram section for details.
The OutV pin is used to set the LVDS differential output levels.
The output format is Offset Binary. Accordingly, a full-scale
input level with V
IN+ positive with respect to VIN will produce
an output code of all ones, a full-scale input level with V
IN
positive with respect to V
IN+ will produce an output code of all
zeros and when V
IN+ and VIN are equal, the output code will
vary between codes 127 and 128.
2.7 POWER CONSIDERATIONS
A/D converters draw sufficient transient current to corrupt
their own power supplies if not adequately bypassed. A 33 F
capacitor should be placed within an inch (2.5 cm) of the A/D
converter power pins. A 0.1 F capacitor should be placed as
close as possible to each V
A pin, preferably within one-half
centimeter. Leadless chip capacitors are preferred because
they have low lead inductance.
The V
A and VDR supply pins should be isolated from each
other to prevent any digital noise from being coupled into the
analog portions of the ADC. A ferrite choke, such as the JW
Miller FB20009-3B, is recommended between these supply
lines when a common source is used for them.
As is the case with all high speed converters, the AD-
C08D1520 should be assumed to have little power supply
noise rejection. Any power supply used for digital circuitry in
a system where a lot of digital power is being consumed
should not be used to supply power to the ADC08D1520. The
ADC supplies should be the same supply used for other ana-
log circuitry, if not a dedicated supply.
2.7.1 Supply Voltage
The ADC08D1520 is specified to operate with a supply volt-
age of 1.9V ±0.1V. It is very important to note that, while this
device will function with slightly higher supply voltages, these
higher supply voltages may reduce product lifetime.
No pin should ever have a voltage on it that is in excess of the
supply voltage or below ground by more than 150 mV, not
even on a transient basis. This can be a problem upon appli-
cation of power and power shut-down. Be sure that the sup-
plies to circuits driving any of the input pins, analog or digital,
do not come up any faster than does the voltage at the AD-
C08D1520 power pins.
The Absolute Maximum Ratings should be strictly observed,
even during power up and power down. A power supply that
produces a voltage spike at turn-on and/or turn-off of power
can destroy the ADC08D1520. The circuit of Figure 15 will
provide supply overshoot protection.
Many linear regulators will produce output spiking at power-
on unless there is a minimum load provided. Active devices
draw very little current until their supply voltages reach a few
hundred millivolts. The result can be a turn-on spike that can
destroy the ADC08D1520, unless a minimum load is provided
for the supply. The 100
resistor at the regulator output pro-
vides a minimum output current during power-up to ensure
there is no turn-on spiking.
In the circuit of Figure 15, an LM317 linear regulator is satis-
factory if its input supply voltage is 4V to 5V . If a 3.3V supply
is used, an LM1086 linear regulator is recommended.
30024754
FIGURE 15. Non-Spiking Power Supply
The output drivers should have a supply voltage, V
DR, that is
within the range specified in the Operating Ratings table. This
voltage should not exceed the V
A supply voltage.
If the power is applied to the device without an input clock
signal present, the current drawn by the device might be be-
low 200 mA. This is because the ADC08D1520 gets reset
through clocked logic and its initial state is unknown. If the
reset logic comes up in the "on" state, it will cause most of the
analog circuitry to be powered down, resulting in less than
100 mA of current draw. This current is greater than the power
down current because not all of the ADC is powered down.
The device current will be normal after the input clock is es-
tablished.
41
www.national.com
ADC08D1520QML
相關(guān)PDF資料
PDF描述
M30825MW-XXXGP 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP144
M30823MH-XXXGP 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100
M30826MH-XXXFP 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100
M30826MH-XXXGP 32-BIT, MROM, 30 MHz, MICROCONTROLLER, PQFP100
M32000D4BFP-80 32-BIT, 80 MHz, MICROCONTROLLER, PQFP100
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M30830T-EPB 功能描述:M-SUPPORT TOOL RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類(lèi)型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁(yè)面:1429 (CN2011-ZH PDF)
M30830T-RPD-E 功能描述:EMULATOR PERSONALITY KIT M16C/80 RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類(lèi)型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁(yè)面:1429 (CN2011-ZH PDF)
M30833FJFP 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 5V 100PQFP - Trays
M30833FJFP D5 制造商:Renesas Electronics Corporation 功能描述:
M30833FJFP#D3 制造商:Renesas Electronics Corporation 功能描述:MCU 16BIT R8C CISC 512KB FLASH 5V 100PQFP - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*