deveopmen
Interrupts
Preliminary Specifications REV.D
Specifications in this manual are tentative and subject to change.
Mitsubishi microcomputers
M16C/80 (100-pin version) group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
60
Figure 1.9.3. Interrupt control register
Symbol
INTiIC(i=0 to 5)
Address
When reset
009E
16
, 007E
16
, 009C
16
, 007C
16
, 009A
16
, 007A
16
XX00X000
2
Bit name
Function
Bit symbol
ILVL0
W
R
b7
b6
b5 b4
b3
b2
b1
b0
AA
AA
IR
POL
Nothing is assigned.
When write, set "0". When read, their contents are indeterminate.
Interrupt priority level
select bit
Interrupt request bit
Polarity select bit
Level sense/edge
sense select bit
0: Interrupt not requested
1: Interrupt requested
0 : Selects falling edge or L level
1 : Selects rising edge or H level
ILVL1
ILVL2
Note 1: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1).
Note 2: When INT3 to INT5 are used for data bus in microprocessor mode or memory
expansion mode, set the interrupt disabled to INT3IC, INT4IC and INT5IC.
Note 3: When level sense is selected, set related bit of interrupt cause select register (
address 031F
16
) to one edge.
A
Interrupt control register
b7
AAAA
b4
b3
b2
b1 b0
AAAA
Bit name
Function
Bit symbol
ILVL0
W
R
Symbol
Address
When reset
XXXXX000
2
XXXXX000
2
XXXXX000
2
XXXXX000
2
XXXXX000
2
XXXXX000
2
XXXXX000
2
XXXXX000
2
ADIC
BCNiIC(i=2 to 4)
DMiIC(i=0 to 3)
KUPIC
TAiIC(i=0 to 4)
TBiIC(i=0 to 5) 0094
16
, 0076
16
, 0096
16
, 0078
16
, 0098
16
, 0069
16
SiTIC(i=0 to 4)
0090
16
, 0092
16
, 0089
16
, 008B
16
, 008D
16
SiRIC(i=0 to 4)
0072
16
, 0074
16
, 006B
16
, 006D
16
, 006F
16
0073
16
008F
16
, 0071
16
, 0091
16
0068
16
, 0088
16
, 006A
16
, 008A
16
0093
16
006C
16
, 008C
16
, 006E
16
, 008E
16,
0070
16
IR
Interrupt priority level
select bit
Interrupt request bit
0 : Interrupt not requested
1 : Interrupt requested
ILVL1
ILVL2
Nothing is assigned.
When write, set "0". When read, their contents are indeterminate.
A
Note: This bit can only be accessed for reset (= 0), but cannot be accessed for set (= 1).
0 0 0 : Level 0 (interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
b2 b1 b0
0 0 0 : Level 0 (interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
b2 b1 b0
AA
A
A
A
A
AA
A
A
A
AA
A
A
A
A
AA
A
A
A
AA
A
A
A
A
0 : Edge sense
1 : Level sense
LVS
(Note 2)
(Note 3)