
deveopmen
Timing (Vcc = 5V)
Preliminary Specifications REV.D
Specifications in this manual are tentative and subject to change.
Mitsubishi microcomputers
M16C/80 (100-pin version) group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
223
Figure 1.28.5. V
CC
=5V timing diagram (4)
BCLK
ALE
18ns.max
t
d(BCLK-ALE)
-2ns.min
RD
18ns.max
-5ns.min
Hi-Z
DB
0ns.min
0ns.min
t
h(BCLK-ALE)
t
d(BCLK-RD)
t
ac2(RD-DB)*2
t
ac2(AD-DB)*2
CSi
t
d(BCLK-CS)
18ns.max*1
ADi
BHE
t
h(BCLK-AD)
-3ns.min
t
h(BCLK-CS)
-3ns.min
tcyc
t
d(BCL18ns.max*1
WR,WRL,
WRH
18ns.max
h(WR-DB)*3
t
BCLK
CSi
18ns.max
ADi
BHE
18ns.max
-3ns.min
-3ns.min
tcyc
DBi
t
d(BCLK-WR)
ALE
18ns.max
t
d(BCLK-ALE)
-2ns.min
Vcc=5V
t
h(BCLK-RD)
t
h(RD-DB)
t
h(RD-AD)
t
s26ns.min*1
t
h(RD-CS)
0ns.min
t
h(BCLK-WR)
t
d(BCLK-CS)
t
d(BCLK-AD)
t
h(BCLK-AD)
t
h(BCLK-CS)
t
h(WR-CS)*3
t
w(WR)*3
t
d(DB-WR)*3
t
h(WR-AD)*3
t
h(BCLK-ALE)
Read Timing
Write Timing
Memory expansion Mode and Microprocessor Mode (with 3 wait)
*1:It is a guarantee value with being alone. 35ns.max garantees as t
d(BCLK-AD)
+t
su(DB-BCLK)
.
*2:It depends on operation frequency.
t
ac2(RD-DB)
=(tcyc/2 x m-35)ns.max (m=3, 5 and 7 when 1 wait, 2 wait and 3 wait, respectively.)
t
ac2(AD-DB)
=(tcyc x n-35)ns.max (n=2, 3 and 4 when 1 wait, 2 wait and 3 wait, respectively.)
*3:It depends on operation frequency.
t
d(DB-WR)
=(tcyc x n-20)ns.min
(n=1, 2 and 3 when 1 wait, 2 wait and 3 wait, respectively.)
t
h(WR-DB)
=(tcyc/2-10)ns.min
t
h(WR-AD)
=(tcyc/2-10)ns.min
t
h(WR-CS)
=(tcyc/2-10)ns.min
t
w(WR)
=(tcyc/2 x n-15)ns.min
(n=1, 3 and 5 when 1 wait, 2 wait and 3 wait, respectively.)
Measuring conditions
V
CC
=5V
±
10%
Input timing voltage
:Determined with V
IH
=2.5V, V
IL
=0.8V
Output timing voltage
:Determined with V
OH
=2.0V, V
OL
=0.8V