- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69009 > M30222FGFP 16-BIT, FLASH, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M30222FGFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 48/236頁 |
| 文件大小： | 1955K |
| 代理商： | M30222FGFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁
1-142
Under
development
Specifications in this manual are tentative and subject to change
Rev. H
UART2 in SPI mode
MITSUBISHI MICROCOMPUTERS
M30222 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Master Mode operation
SPI Master mode is entered by setting both SPI and CKDIR control bits to logic one. In master mode, the
UART will generate the clock to be driven on SPICLK. Transmitted data is shifted out on MOSI and and
receive data is shifted in on MISO.
The mode fault status flag, MDFLT, is set any time the state of the slave select pin, SS, is inconsistent with
an active SPI mode, SPIMSTR or SPISLV. Detection is intended to protect the MCU from damage due to
output driver contention.
A mode fault occurs if the SS pin of a slave SPI goes high during a transmissionor if the SS pin of a master
SPI goes low at any time A Mode Fault causes the following:
(1) The CLKDIR bit (in U2MR is forced to a “1”. This puts the UART into slave mode so that it is not driving
the CLK and MOSI pins.
(2) The UART is inhibited from driving it’s MISO pin.
(3) Mode Fault, MDF, status bit (bit 10 of U2RB) is set. A UART2 receiver interrupt is generated.
Mode Fault detection is disabled when the CTS2 /SSB function is not assigned to a port pin. In this case,
Slave Select is internally negated if the UART is configured for SPI Master operation.
A mode fault is cleared by setting the serial I/O mode bits (bits 2 through 0 of U2MR) to “000”. Also, the
Receiver Enable bit (RE2 of U2C1) must be cleared. When the Mode Fault is cleared, the UART will return to
master mode unless the CRS bit (in U2C0) is explicitly set.
Slave mode operation
SPI Slave mode is entered by setting the SPI control bit to logic one and the CKDIR control bit to logic zero.
Before transmission can start, the SSB pin of the slave SPI must be at logic zero.
When configured as a SPI slave, UART2 does not initiate any serial transfers. All transfers are initiated by an
external SPI bus master.
When the CPHA bit is a “1”, serial transfers begin with the falling edge of Slave Select. For CPHA = “0”,
serial transfers begin when the CLK leaves it’s idle state (the clock idle state is defined by the CKPOL bit in
U2C0). If the UART transmit buffer is empty when a serial transfer starts, the UART will drive the value “80”
hexadecimal on it’s MISO pin. The SPI should only write to the transmit buffer when it is empty. If the trans-
mit buffer is written during a serial transfer, the new data will be loaded into the transmit shifter at the end of
the current transfer.
The Slave Select function, SSB, is multiplexed on pin P7[3] along with CTSB. When UART2 is configured for
SPI operation, the SSB function must be selected by setting the U2C0 CRD bit to logic “0’ to enable CTS/RTS
functionality and additionally the U2C0 CRS bit must be set to logic “0” to enable CTS functionality. If the
CTS function is not both selected and enabled, the UART2 SPI logic will internally hold the SSB signal to the
appropriate level dependant on whether the SPI is configured for master or slave operation.
Slave select has various functions depending on the current state of the SPI. For an SPI configured as a
slave, the SSB pin is used to select a slave. For CPHA=0, SSB is also used to indicate the start of a trans-
mission. Since it is used to indicate the start of a transmission, SSB must be toggled high and low between
each byte transmitted for the CPHA=0 mode For CPHA=1 format, SSB may be kept asserted low between
transmitted bytes. If SSB is asserted while the SPI is configured as a master, a Mode Fault occurs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M30240M6-XXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240M6-XXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240M5-XXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240M6-XXXXFP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M30240ECFP | 16-BIT, OTPROM, 12 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M30222FGGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30222FG-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M30222FG-XXXGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M3024 | 功能描述:速度傳感器 ELECTRO RoHS:否 制造商:Honeywell 最大工作溫度:+ 120 C 電源電壓: 電源電流: 輸出電壓:190 V 工作電源電壓: 安裝風(fēng)格:Screw 最小工作溫度:- 55 C 系列:High Output VRS |
| M30240 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:M30240 Group Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。