參數(shù)資料
型號: M25PE10-VMP6G
廠商: 意法半導體
元件分類: DRAM
英文描述: 4 Mbit Uniform Sector, Serial Flash Memory
中文描述: 4兆位統(tǒng)一部門,串行閃存
文件頁數(shù): 44/60頁
文件大小: 310K
代理商: M25PE10-VMP6G
Power-up and power-down
M25PE20, M25PE10
44/60
7
Power-up and power-down
At Power-up and Power-down, the device must not be selected (that is Chip Select (S) must
follow the voltage applied on V
CC
) until V
CC
reaches the correct value:
V
CC
(min) at Power-up, and then for a further delay of t
VSL
V
SS
at Power-down
A safe configuration is provided in
Section 3: SPI modes
.
To avoid data corruption and inadvertent write operations during power up, a Power On
Reset (POR) circuit is included. The logic inside the device is held reset while V
CC
is less
than the Power On Reset (POR) threshold value, V
WI
– all operations are disabled, and the
device does not respond to any instruction.
Moreover, the device ignores all Write Enable (WREN), Page Write (PW), Page Program
(PP), Page Erase (PE) and Sector Erase (SE) instructions until a time delay of t
PUW
has
elapsed after the moment that V
CC
rises above the V
WI
threshold. However, the correct
operation of the device is not guaranteed if, by this time, V
CC
is still below V
CC
(min). No
Write, Program or Erase instructions should be sent until the later of:
t
PUW
after V
CC
passed the V
WI
threshold
t
VSL
after V
CC
passed the V
CC
(min) level
These values are specified in
Table 13
.
If the delay, t
VSL
, has elapsed, after V
CC
has risen above V
CC
(min), the device can be
selected for READ instructions even if the t
PUW
delay is not yet fully elapsed.
As an extra protection, the Reset (Reset) signal could be driven Low for the whole duration
of the Power-up and Power-down phases.
At Power-up, the device is in the following state:
The device is in the Standby Power mode (not the Deep Power-down mode).
The Write Enable Latch (WEL) bit is reset.
The Write In Progress (WIP) bit is reset
The Lock Registers are reset (Write Lock bit, Lock Down bit) = (0, 0)
Normal precautions must be taken for supply rail decoupling, to stabilize the VCC supply.
Each device in a system should have the VCC rail decoupled by a suitable capacitor close to
the package pins. (Generally, this capacitor is of the order of 100 nF).
At Power-down, when VCC drops from the operating voltage, to below the Power On Reset
(POR) threshold voltage, VWI, all operations are disabled and the device does not respond
to any instruction. (The designer needs to be aware that if a Power-down occurs while a
Write, Program or Erase cycle is in progress, some data corruption can result.)
相關PDF資料
PDF描述
M25PE10-VMP6P 4 Mbit Uniform Sector, Serial Flash Memory
M25PE10-VMP6TG 4 Mbit Uniform Sector, Serial Flash Memory
M25PE10-VMP6TP 4 Mbit Uniform Sector, Serial Flash Memory
M25PE20_07 4 Mbit Uniform Sector, Serial Flash Memory
M25PE20-VMN6G 4 Mbit Uniform Sector, Serial Flash Memory
相關代理商/技術參數(shù)
參數(shù)描述
M25PE10-VMP6P 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:1 and 2 Mbit, page-erasable serial Flash memories with byte alterability, 75 MHz SPI bus, standard pinout
M25PE10-VMP6TG 功能描述:IC FLASH 1MBIT 75MHZ 8VFQFPN RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:Forté™ 產品變化通告:Product Discontinuation 26/Apr/2010 標準包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步,DDR II 存儲容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應商設備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
M25PE10-VMP6TP 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:1 and 2 Mbit, page-erasable serial Flash memories with byte alterability, 75 MHz SPI bus, standard pinout
M25PE16 制造商:NUMONYX 制造商全稱:Numonyx B.V 功能描述:16-Mbit, page-erasable serial flash memory with byte-alterability, 75 MHz SPI bus, standard pinout
M25PE16-VMP6G 功能描述:閃存 16 Mbit Lo Vltg Page Erasable Seral 閃存 RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel