參數(shù)資料
型號(hào): LXT9762HC
英文描述: LAN TRANSCEIVER|HEX|QFP|208PIN|PLASTIC
中文描述: 網(wǎng)絡(luò)收發(fā)器|六角| QFP封裝| 208PIN |塑料
文件頁數(shù): 36/68頁
文件大?。?/td> 1177K
代理商: LXT9762HC
LXT9784
Low-Power Octal PHY
36
Datasheet
100BASE-TX SMII Data Transmission
The data is signaled in ten-bit segments, where each segment represents a new byte of data. Each
segment is delimited by a SYNC pulse (every 10 clocks).
When TX_EN in the serial bit stream is de-asserted, then TXD[7:0] are the inter-frame control bits
(for a direct MAC to MAC connection). When the TX_EN bit asserts, the PHY accepts the data
stream on the TXD
n
line.
Figure 10
shows the format of the SMII transmit serial stream.
2.4
10BASE-T Mode
2.4.1
10BASE-T Receiver
2.4.1.1
10BASE-T Manchester Decoder
The LXT9784 PHYs perform Manchester decoding and timing recovery when in 10BASE-T
mode. The Manchester-encoded data stream is decoded from TPIP
n
and TPIN
n
to separate
Receive Clock and Receive Data signals from the differential signal. This data is assembled to
nibbles and transferred to the RMII/SMII.
10BASE-T RMII Data Reception
RMII data is transferred in di-bits at a 50 MHz rate. Therefore the data on RXD
n_
<1:0> is changed
every 10 clock cycles.
Figure 9. RMII Data Transmission
TXEN
n
TXD
n
_0
MCLK
TXD
n
_1
Preamble
0
0
0
0
0
0
0
0
1
x
x
x
x
x
0
∫∫
0
1
1
1
1
1
1
1
1
x
x
x
x
x
0
∫∫
SFD
Data
∫∫
∫∫
∫∫
∫∫
Figure 10. SMII Transmit Data Serial Stream
SYNC
MCLK
Transmit stream direction
TXD
n
TX_ER
TX_EN
TXD0
TXD1
TXD2
TXD3
TXD4
TXD5
TXD6
TXD7
相關(guān)PDF資料
PDF描述
LXT9781 Interface IC
LXT9781BC LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
LXT9781HC LAN TRANSCEIVER|OCTAL|QFP|208PIN|PLASTIC
LXT9782 Interface IC
LXT9782BC LAN TRANSCEIVER|OCTAL|BGA|272PIN|PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT9763 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Fast Ethernet 10/100 Hex Transceiver with Full MII
LXT9763HC 制造商:LEVEL_ONE 功能描述:
LXT9763HC-B2 制造商:Intel 功能描述:
LXT9763HC-C4 制造商:Intel 功能描述:
LXT9781 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC