- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT362PE PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | LXT362PE |
| 英文描述： | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| 中文描述： | 的PCM收發(fā)器|單|的T 1（DS1的）|的CMOS | LDCC | 28腳|塑料 |
| 文件頁數(shù)： | 26/52頁 |
| 文件大?。?/td> | 1187K |
| 代理商： | LXT362PE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
LXT361
—
Integrated T1/E1 LH/SH Transceiver for DS1/DSX-1 or PRI Applications
26
Datasheet
4.0
Register Definitions
The LXT361 contains five read/write and three read-only registers.
Table 5
lists the LXT361
register addresses. Note that only bits A6 through A1 of the address byte are valid; the address
decoder ignores bits A7 and A0.
Table 6
identifies the name of each register bit.
Table 7
through
Table 15
describe the function of the bits in each register.
Note: upon power-up or reset, all registers are cleared to 0.
Table 5. Register Addresses
Register
Address
1
A7 - A0
Name
Abbr
Control #1
CR1
x010000x
Control #2
CR2
x010001x
Control #3
CR3
x010010x
Interrupt Clear
ICR
x010011x
Transition Status
TSR
x010100x
Performance Status
PSR
x010101x
Equalizer Status
ESR
x010110x
Control #4
CR4
x010111x
1. x = don
’
t care.
Table 6. Register and Bit Summary
Register
Bit
Name
Type
7
6
5
4
3
2
1
0
Control #1
CR1
R/W
JASEL1
JASEL0
ENCENB
UNIENB
EC4
EC3
EC2
EC1
Control #2
CR2
R/W
RESET
EPAT1
EPAT0
ETAOS
ENLOOP
EALOOP
ELLOOP
ERLOOP
Control #3
CR3
R/W
JA6HZ
PCLKE
SBIST
EQZMON
reserved
1
ES64
ESCEN
ESJAM
Interrupt Clear
ICR
R/W
CESU
CESO
CDFMO
reserved
2
CQRSS
CAIS
CNLOOP
CLOS
Transition
Status
TSR
R
ESUNF
ESOVR
TDFMO
reserved
1
TQRSS
TAIS
TNLOOP
TLOS
Performance
Status
PSR
R
reserved
1
BIST
DFMO
reserved
1
QRSS
AIS
NLOOP
LOS
Equalizer
Status
ESR
R
LATN7
LATN6
LATN5
LATN4
reserved
1
reserved
1
reserved
1
reserved
1
Control #4
CR4
R/W
reserved
1
reserved
1
reserved
1
reserved
1
COL32CM
LOS2048
ZEROV
CODEV
1. In writable registers, bits labeled
reserved
should be set to 0 (except as in note 2 below) for normal operation and ignored in
read only registers.
2. Write a 1 to this bit for normal operation.
相關PDF資料 |
PDF描述 |
|---|---|
| LXT362QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363LE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363PE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT363QE | PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT360LE | PCM TRANSCEIVER|SINGLE|CEPT PCM-30/E-1|CMOS|QFP|44PIN|PLASTIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LXT362QE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT363PE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|LDCC|28PIN|PLASTIC |
| LXT363QE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|SINGLE|T-1(DS1)|CMOS|QFP|44PIN|PLASTIC |
| LXT36X/35X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT36x/35x - LXT36x/35x Master Clock Requirements |
發(fā)布緊急采購，3分鐘左右您將得到回復。