LTC4245
5
4245fa
The ?/SPAN> denotes the speci cations which apply over the full operating temperature
range, otherwise speci cations are at T
A
= 25癈. V
12VIN
= 12V, V
5VIN
= 5V, V
3VIN
= 3.3V, V
VEEIN
= 12V, unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
ADC
RES
Resolution (No Missing Codes)
(Note 7)
?/DIV>
8
Bits
V
FS
Full-Scale Voltage (V
FS
= 255LSB)
   12V
IN
, 12V
OUT
   12V
IN
12V
SENSE
,
V
EESENSE
V
EEIN
   5V
IN
, 5V
OUT
   5V
IN
5V
SENSE
, 3V
IN
3V
SENSE
   3V
IN
, 3V
OUT
   V
EEIN
, V
EEOUT
   GPIO
(Note 6)
V
CFG
= 0V, Open
V
CFG
= V
CC
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
13.744
62.47
5.5
3.75
31.24
3.75
13.744
2.5
14.025
63.75
5.61
3.825
31.875
3.825
14.025
2.55
14.306
65.03
5.72
3.9
32.51
3.9
14.306
2.6
V
mV
V
V
mV
V
V
V
INL
Integral Nonlinearity
擵
SENSE
(Note 8)
Other 9 Channels
?/DIV>
?/DIV>
?.5
?.2
?
?.25
LSB
LSB
OE
Offset Error
擵
SENSE
(Note 6)
V
EEIN
, V
EEOUT
Other 7 Channels
?/DIV>
?/DIV>
?/DIV>
?.5
?.5
?.3
?.5
?.25
?
LSB
LSB
LSB
FSE
Full-Scale Error
?/DIV>
?
LSB
TUE
Total Unadjusted Error
?/DIV>
?
LSB
t
ADC
Conversion Time
All 13 Channels Once
擵
SENSE
, V
EEIN
, V
EEOUT
Other 7 Channels
665
70
35
ms
ms
ms
Delays
t
D
Turn-On Delay
?/DIV>
60
100
150
ms
t
PLH(GATE)
Input High (ON) to Gates High Delay
SS Open
?/DIV>
15
30
約
t
PHL(GATE)
Input High (BD_SEL#), Input Low (ON)
to Gates Low Propagation Delay
C
GATE
= 1pF
?/DIV>
0.3
1
約
t
PHL(UVL)
Supply Low to Gates Low Delay
12V
IN
, 5V
IN
, 3V
IN
, C
GATE
= 1pF
V
EEIN
, C
VEEGATE
= 1pF
?/DIV>
?/DIV>
2.1
3.3
3.5
5.5
4.9
7.7
約
約
t
CB
Circuit Breaker Filter Delay Time
?/DIV>
16
22
28
約
t
ACL
Active Current Limit Delay
擵
12VSENSE
= 300mV, C
12VGATE
= 10nF
擵
5VSENSE
= 150mV, C
5VGATE
= 10nF
擵
3VSENSE
= 150mV, C
3VGATE
= 10nF
擵
VEESENSE
= 300mV, C
VEEGATE
= 10nF
?/DIV>
?/DIV>
?/DIV>
?/DIV>
0.9
0.85
0.7
2
2.3
2.1
1.8
5
約
約
約
約
t
PHL(PGI)
PGI Low to Gates Low
C
GATE
= 1pF
?/DIV>
12
20
28
約
t
PHL(RST)
Output Low to LOCAL_PCI_RST# Low
12V
OUT
, 5V
OUT
, 3V
OUT
, V
PCI_RST#
= 2V
V
EEOUT
, V
PCI_RST#
= 2V
?/DIV>
?/DIV>
9
10.2
15
17
21
23.8
約
約
t
P(RST)
PCI_RST# to LOCAL_PCI_RST# Delay
?/DIV>
60
200
ns
I
2
C Interface Timing (Note 7)
f
SCL(MAX)
Maximum SCL Clock Frequency
Operates with f
SCL
d f
SCL(MAX)
400
kHz
t
BUF(MIN)
Min. Bus Free Time Between Stop/Start
0.12
1.3
約
t
SU, STA(MIN)
Minimum Repeated Start Set-Up Time
10
600
ns
t
HD, STA(MIN)
Min. Hold Time After (Repeated) Start
140
600
ns
t
SU, STO(MIN)
Minimum Stop Condition Set-Up Time
10
600
ns
ELECTRICAL CHARACTERISTICS
相關代理商/技術參數(shù) |
參數(shù)描述 |
LTC4245CUHF |
制造商:LINER 制造商全稱:Linear Technology 功能描述:Multiple Supply Hot Swap Controller with I2C Compatible Monitoring |
LTC4245CUHF#PBF |
功能描述:IC CNTRLR HOT SWAP 38-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型,PCI Express? 內(nèi)部開關:無 電流限制:- 電源電壓:3.3V,12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP(12x12) 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
LTC4245CUHF#TRPBF |
功能描述:IC CNTRLR HOT SWAP 38-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型,PCI Express? 內(nèi)部開關:無 電流限制:- 電源電壓:3.3V,12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP(12x12) 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
LTC4245IG |
制造商:LINER 制造商全稱:Linear Technology 功能描述:Multiple Supply Hot Swap Controller with I2C Compatible Monitoring |
LTC4245IG#PBF |
功能描述:IC CNTRLR HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型,PCI Express? 內(nèi)部開關:無 電流限制:- 電源電壓:3.3V,12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP(12x12) 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |