- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4245CG#TRPBF (Linear Technology)IC CNTRLR HOT SWAP 36-SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4245CG#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 16/36頁 |
| 文件大?。?/td> | 431K |
| 描述： | IC CNTRLR HOT SWAP 36-SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | CompactPCI? |
| 內(nèi)部開關(guān)： | 無 |
| 電源電壓： | 3.3V，5V，12V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 36-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 36-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC4245
16
4245fa
When a switch is to be turned on, an internal 100糀 cur-
rent source is connected to the TIMER pin and a 20糀
current to SS pin. The gate of each ramping supplys pass
transistor is servoed by an internal ampli er, so the supply
current never exceeds an internal current limit. This internal
current limit starts off with a negative value, which makes
the ampli er pull the gate low. The voltage ramp on the
SS pin is converted to a current limit rising linearly with
time. The ampli er releases the gate as the current limit
crosses zero. An internal current source starts charging
up the gate. When the gate voltage reaches the MOSFET
threshold voltage, the switch begins to turn on. The
ampli er once again starts modulating the gate pull-up
current so that the sense resistor voltage drop follows the
internally set current limit. The rate of rise of the inrush
current is given by:
dI
dt
G
R
dV
dt
INRUSH
SS
SENSE
SS
=
"
(1)
dV
dt
I
C
SS SS
SS
=
(2)
G
SS
is the ratio of the change in current limit to the change
in SS pin voltage. The rising current limit will stop at a
level depending on the foldback circuit. The foldback circuit
monitors the outputs of all supplies which are ramping.
In the worst case, a supply output could be shorted to
ground. In this case the foldback circuit reduces the cur-
rent limit to 30% of the maximum as shown in the Typical
Performance Curves. To set an inrush current lower than
the foldback level, a series R-C network can be connected
between the gate pin and ground (V
EEOUT
for 12V supply)
(Figure 3). This allows charging the output load beyond
the time dictated by the TIMER capacitor. When the rising
internal current limit exceeds the dV/dt set inrush current,
the current limit ampli er goes open loop. If any ramping
supplys ampli er is open loop the SS pin current drops
to 2糀 from 20糀, thus slowing the current limit rise.
This would affect the other supplies ramp-up in case of
simultaneous turn-on. A 100k?resistance ensures that
the capacitor charge is decoupled during a fast gate turn-
off. The capacitor value is determined by:
C
I
C
GATE
GATE UP
INRUSH
LOAD
=
( )
"
(3)
Meanwhile the TIMER pin ramps up to 2.56V, when it is
reset to ground. Current limit faults on the ramping supplies
are ignored during this time period. The start-up timing
cycle ends when the TIMER pin falls below 0.23V. The SS
pin is reset, the circuit breaker for the supply is armed and
its current limit raised to 3x the circuit breaker threshold.
In a sequenced turn-on the part will start another TIMER
and SS cycle to ramp up the next supply. If supplies are
being turned on through the serial bus, it will wait for the
next turn-on command.
Once all supplies have been turned on and all their outputs
are within tolerance, HEALTHY# will pull low and LO-
CAL_PCI_RST#, which was low, will now follow PCI_RST#.
The TIMER pin is now pulled up by a 10糀 current source
while SS pin remains in reset. When TIMER reaches 2.56V,
it is reset to ground. As it crosses 0.23V the PGI pin is
sampled. If it is low then all switches are turned off.
APPLICATIO S I FOR ATIO
U
U
U
TIME 50ms/DIV
SS
2.5V/DIV
TIMER
2.5V/DIV
4245 F02
12V
OUT
, 5V
OUT
3V
OUT
, V
EEOUT
, 10V/DIV
BD_SEL#
5V/DIV
HEALTHY#
5V/DIV
LOCAL_PCI_RST#
5V/DIV
Figure 2. Normal Turn-On Waveform
Figure 3. C
GATE
for dV/dt Limited Inrush Current
34
18
17
4245 F03
R26
100k
R6
10&
R8
10&
Q2, Si7880DP
V
EEGATE
5V
GATE
C
GATE(5V)
LTC4245G*
V
EEOUT
Q4, Si4872
R27
100k
C
GATE(VEE)
*ADDITIONAL DETAILS
OMITTED FOR CLARITY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4251-2CS6#TRPBF | IC CTRLR HOTSWAP NEGVOLT SOT23-6 |
| LTC4252A-1IMS#TRPBF | IC CNTRLR HOTSWAP NEGVOLT 10MSOP |
| LTC4253ACGN#TRPBF | IC HOT SWAP CONTRLR -48V 16-SSOP |
| LTC4257CS8 | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| LTC4260IUH#PBF | IC HOT SWAP CNTRL I2C 32-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4245CUHF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Multiple Supply Hot Swap Controller with I2C Compatible Monitoring |
| LTC4245CUHF#PBF | 功能描述:IC CNTRLR HOT SWAP 38-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4245CUHF#TRPBF | 功能描述:IC CNTRLR HOT SWAP 38-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4245IG | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Multiple Supply Hot Swap Controller with I2C Compatible Monitoring |
| LTC4245IG#PBF | 功能描述:IC CNTRLR HOT SWAP 36-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:119 系列:- 類型:熱交換控制器 應(yīng)用:通用型，PCI Express? 內(nèi)部開關(guān):無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應(yīng)商設(shè)備封裝:80-TQFP（12x12） 包裝:托盤 產(chǎn)品目錄頁面:1423 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。